## Radıo Shaek

## Service $\$ Manua

# TRS-80 DISK/VIDEO INTERFACE 

## [AND EXPANSION FLDPPY DISK DRIVE UNIT]

## Catalog Numbers: 26-3806/3807



## Contents

1/INTRODUCTION ..... 1-1
GENERAL ..... 1-1
SYSTEM OVERVIEW ..... 1-2
SPECIFICATIONS ..... 1-4
2/DISASSEMBLY INSTRUCTIONS ..... 2-1
TOP CASE ..... 2-1
MAIN P.C. BOARD ..... 2-1
POWER SUPPLY P.C. BOARD. ..... $2-1$
DISK DRIVE UNIT ..... 2-2
FRONT PANEL ASSEMBLY. ..... 2-2
3/PREVENTIVE MAINTENANCE ..... 3-1
ADJUSTMENT ..... 3-1
SYSTEM CLOCK ..... 3-1
POWER SUPPLY ..... 3-2
4/THEORY OF OPERATION ..... 4-1
CPU. ..... 4-2
ADDRESS DECODING AND BANK SELECTION CIRCUIT ..... 4-3
MEMORY MAP ..... 4-3
I/O MAP ..... 4-4
CLOCK GENERATOR CIRCUIT ..... $4-5$
SYSTEM BUS INTERFACE CIRCUIT ..... 4-6
CRT INTERFACE AND CONTROL CIRCUIT ..... 4-8
FLICKER SUPPRESSING CIRCUIT ..... 4-11
FDD INTERFACE SIGNALS ..... 4-11
FDD CONTROL CIRCUIT ..... $4-13$
POWER SUPPLY AND RESET CIRCUIT ..... 4-16
5/TROUBLESHOOTING ..... 5-1
TROUBLESHOOTING FLOWCHART ..... 5-1
CHECKING PROCEDURE. ..... 5-2
6/EXPLODED VIEW AND PARTS LIST. ..... 6-1
EXPLODED VIEW ..... 6-1
ELECTRICAL PARTS LIST ..... 6-2
MECHANICAL/ASSEMBLY PARTS ..... 6-13
7/P.C. BOARD VIEWS AND SCHEMATIC DIAGRAM ..... 7-1
MAIN P.C. BOARD ..... 7-1
MAIN P.C. BOARD - REVISED ..... 7-3
POWER SUPPLY P.C. BOARD. ..... 7-5
SCHEMATIC DIAGRAM ..... 7-6
APPENDIX A/INSTALLATION OF ADDITIONAL DISK DRIVE UNIT. ..... A-1
APPENDIX B/CONNECTOR PIN ASSIGNMENTS ..... B-1
SYSTEM BUS CONNECTOR ..... B-1
RF MODULATOR ..... B-2
APPENDIX C/SERVICING THE FDD UNIT ..... C-1
PART 1. MECHANICAL SECTION ..... C-1
1-1 INSTALLATION/REMOVAL OF COMPONENTS. ..... C-1
1-2 ADJUSTMENT. ..... C-7
1-3 SPECIAL MAINTENANCE TOOLS. ..... C-15
1-4 MAINTENANCE ..... C-15
PART 2. ELECTRICAL SECTION ..... C-1,7
2-1 GENERAL DESCRIPTION ..... C-17
2-2 BLOCK DIAGRAM ..... C-17
2-3 ELECTRICAL DIAGRAM. ..... C-18
2-4 INDEPENDENT LSI CONFIGURATION ..... C-19
2-5 INPUT SIGNAL LINES (CPU TO FDD) ..... C-23
2-6 OUTPUT SIGNAL LINES (FDD TO CPU) ..... C-29
PART 3. CIRCUIT DIAGRAM. ..... C-33
PART 4. TROUBLESHOOTING ..... C-35
4-1PROCESSING SOFT ERRORS ..... C-35
4-2 FLOPPY DISK DRIVE FOR REPAIR ..... C-36
4-3 TROUBLESHOOTING PROCEDURES. ..... C-37
PART 5. EXPLODED VIEW AND PARTS LIST ..... C-47
PART 6. SPECIAL MAINTENANCE TOOLS ..... C-57

## List of Illustrations

$1-1$ Disk/Video Interface (Front View) ..... 1. 2
1-2 Disk/Video Interface (Rear View) ..... 1-3
$2 \cdot 1$ Top Case Removal ..... 2. 1
2-2 Removal of P.C. Board ..... 2- 1
2-3 Disk Drive Removal ..... 2. 2
$3 \cdot 1$ System Clock Adjustment ..... 3-1
3-2 +5V Adjustment ..... 3. 2
4-1 Block Diagram ..... 4. 1
$4-2$ CPU Control Diagram ..... 4. 2
4.3 Address Decoding and BANK Selector Circuit ..... 4- 3
4-4
Memory Map ..... 4. 4
4-5
Clock Generator Circuit ..... 4. 5
4-6
System BUS Interface Block Diagram (Receive Mode) ..... 4. 6
4-7
System BUS Interface Block Diagram (Transmit Mode) ..... 4. 7
4.8
CRT Interface Block Diagram ..... 4. 9
4-9 Display Timing Chart (40 Characters Mode) ..... 4-9
4-10 Display Timing Chart ( 80 Characters Mode) ..... 4-10
4-11 Waveform of Video Signal ..... 4-10
4-12 Flicker Suppression Circuit ..... 4-11
4.13 FDD interface Block Diagram ..... 4-12
4-14 Data Separator ..... 4-14
4-15 Pre-Compensation Circuit ..... 4-15
4-16 Wait Control Circuit ..... 4-15
6.1 Exploded View ..... 6-1
7-1 Main P.C. Board (Top View) ..... 7-1
7.2 Main P.C. Board (Bottom View) ..... 7. 2
7-3 Main P.C. Board-Revised (Top View) ..... 7. 3
$7-4$ Main P.C. Board-Revised (Bottom View) ..... 7. 4
Power Supply P.C. Board (Top View) ..... 7. 5
Power Supply P.C. Board (Bottom View) ..... 7. 5
7.6 ..... 7. 6
Schematic Diagram 7.7
A- $1 \quad$ Preparation on P.C.B. of FDD ..... A- 1
A. 1
A. 2 Installation of FDD ..... A. 2 Cable Connections
A-
A- ..... B- 1
B-1 System BUS Connector
B. 2
B-2 RF Modulator
C. 1
C-1 P.C. Board Removal
C. 2
C. 2
C-2 Clamp Base BK and Clamp Arm K Removals
C. 3
C-3 Carrier BK Removal
C. 4
C-4 Pulse Motor BK Removal
C. 5
C-5 Spindle Motor K Removal ..... C. 6
C-6 Track Sensor Removal
C. 7
C-7 Index Sensor Adjustment
C. 8
C-8 Winding the Steel Beit
C. 8
C-9 Mounting the Belt Supporter
C-10 Mounting the Pulse Motor K ..... C. 9
C-1 Tensioning the Belt ..... C. 9
C-12 Confirmation of the Belt Gaps ..... C-10
C-13 Fixing the Track 00 Stopper ..... C-10
C-14 Waveform of Index Pulse ..... C-11
C-15 Waveform of Head Output ..... C-11
C-16 Motor Speed Adjustment ..... C-12
C-17 Track 00 Adjustment ..... C-13
C-18 Interrupter Timing Chart ..... C. 14
C-19 Block Diagram ..... C. 17
C-20 Electrical Diagram ..... C-18
C-21 Pin Configuration of Control LSI ..... C-19
C-22 Block Diagram of Control LSt ..... C-20
C-23 Pin Configuration of Read LSI ..... $\mathrm{C}-22$
C-24 Block Diagram of Read LSI ..... C-22
C-25 Block Diagram of Drive Select Circuit ..... C-23
C-26 Side Select Circuit ..... C-23
C-27 Head Positioning Circuit ..... C-24
C-28 Timing Chart for the Direction and Step Signaf ..... C-25
C-29 Write Circuit and Erase Circuit ..... C-26
C-30 Timing Chart for Write Circuit. ..... C-26
C-31 Timing Chart for Erase Circuit ..... C-27
C-32 Data Recording Procedure ..... C-27
C-33 Motor ON Circuit ..... C-28
C-34 Index Circuit ..... C-29
C-35 Waveform of TP2-4 Pin ..... C-29
C-36 Track 00 Detection Circuit ..... C-29
C-37 Waveform of TP2-2Pin ..... C-30
C.38 Write Protect Circuit ..... C-31
C-39 Read Amplifier Circuit ..... C-31
C-40 Timing Chart for Read Ampliffer Círcuit ..... C-32
C.41 Circuit Diagram ..... C-33
C-42 Test System Hook-up ..... C-36
C. 43 Exploded View of Main Unit ..... C. 47
C-44 Exploded View of Clamp Base BK and Carrier A ..... C-48
C-45 Exploded View of Pulse Motor BK ..... C. 49
C. 46 P.C. Board ..... C-50
C-47 Special Meintenance Tool ..... C-57

## List of Tables

TABLE OESCRIPTION
PAGE
NUMBER MBER
4-1 1/O Port Description ..... 4. 4
4.2 Signals from the Portable Computer ..... 4- 6
4-3 PPI Function Table ..... 4- 7
4-4 Function of the Principal Signals ..... 4. 8
4.5 FDC Function Table ..... 4-13
4-6 Description of the Principal Terminals ..... 4-13
B-1 System Bus Connector Pin Assignments ..... B- 1
C-1 Pin Assignments of Control LSI ..... C-21

## 1/Introduction

This manual is prepared for the TRS-80 Disk/Video Interface technicians working in the field or repair centers. The user of this manual should be acquainted with $280 \mathrm{CPU}, 8255 \mathrm{PPI}$ (Programmable Peripheral Interface), HD6845S CRTC (CRT Controller) and M5W1793-02P FDC (Floppy Disk Controller).

This manual consists of seven sections and three appendices;

- The Introduction gives general information on the TRS-80 Disk/Video Interface such as specifications, switch functions, etc.
- Section 1 describes disassembly procedures.
- Section 2 describes preventive maintenance and adjustment.
- Section 3 describes general theory of the TRS-80 Disk/Video Interface operation.
- Section 4 describes how to troubleshoot the TRS-80 Disk/Video Interface.
- Section 5 provides a parts list and an exploded view of the TRS-80 Disk/Video Interface.
- Section 6 provides schematics, P.C. board diagrams and silk screen view of the P.C. boards of the TRS-80 Disk/Video Interface.
- Appendix A provides instructions for installing an additional disk drive unit.
- Appendix B provides technical information for connector signals.
- Appendix C provides service information on the buitt-in FDD unit.


## General

By utilizing the TRS-80 Disk/Video Interface with the TRS-80 Portable Computer, the user can fully realize the capabilities of the TRS-80 Portable Computer.

The TRS-80 Disk/Video Interface consists of:

- Interface circuit: Transfers data and commands to the TRS-80 Portable Computer.
- Floppy clisk drive unit: Drives 5-1/4 inch single-sided, double density floppy disk.
- Floppy disk controller (FDC): Controls driving of the floppy disk drive unit.
- Central processing unit (CPU) and memory: Controls interface circuit, floppy disk controiler and CRT controller.

To connect the TRS-80 Disk/Video Interface to the Portable Computer, use the connector cable supplied as an accessory. Install the adapter socket provided with the Disk/Video Interface on the System Bus Connector located on the bottom side of the TRS-80 Portable Computer. Connect one side of the cable to the adapter socket and the other side to the same connector located on the bottom side of the Disk/Video Interface.

## System Overview



Figure 1-1. Disk/Video Interface (Front view)
(1) LED Power Indicator: Lights up when the Power Switch is on.
(2) Drive 0: This is the disk drive unit used for the BASIC SYSTEM diskette.
(3) Drive Select LED: LED lights during access of the diskette.
(4.) Optional Disk Cover: Remove this cover to install the expansion drive unit. See Appendix A.
(5) Clamp Lever: Turning this lever downward locks the disk drive unit into the operating position.


Figure 1-2. Disk/Video interface (Rear view)
(1) AC Power Cord: Supplies AC power source to the Disk/Video Interface.
(2) Power Switch: Turn this switch on to supply $A C$ power to the Disk/Video Interface.
(3) Fuse Holder: Contains a fuse. Remove the $A C$ cord from the $A C$ receptacle while inspecting/replacing the fuse.
(4) Video Monitor Terminal: Connect your video monitor for a $80 \times 25$ or $40 \times 25$ line display.
(5) Home TV Terminal: Provides RF output modulated to Channel 3 or Channel 4* of the TV frequency. Connect your home TV set to this terminal using the TV cable and switch box supplied.
(6) Channel 3/Channel 4 Exchange Switch**: Select either Channel 3 or Channel 4 RF output (Channel 1 or Channel 2 for Australial, whichever is not used in your area,
(7) System Bus Connector: Connect the system bus connector of the Portable Computer using the attached cable.

* Channel 1 or Channel 2 for Australia version. Channel 36 UHF signal for UK/Belgium version.
** Deleted for UK/Belgium version.


## Specifications

| Operating Voltage: | 120 Volts AC for USA and Canada <br> 220 Volts $A C$ for Beigium <br> 240 Volts AC for UK and Australia |
| :---: | :---: |
| Power Consumption: | 66 Watts |
| Operating Temperature Range: | $5^{\circ} \mathrm{C} \sim 40^{\circ} \mathrm{C}$ |
| Operating Humidity Range: | 20 to $80 \%$ |
| Dimensions ( $\mathrm{W} \times \mathrm{H} \times \mathrm{D}$ ) : | $430 \times 125 \times 300 \mathrm{~mm}\left(16-15 / 16^{\prime \prime} \times 4-15 / 16^{\prime \prime} \times 11-10 / 12^{\prime \prime}\right)$ |
| Weight: | 8 kg (17.7 lbs $)$ |
| Disk Drive: | Single-sided, double density |
| Spindle Rotation Speed | 300 R.P.M. |
| Seek Time | 6 msec . |
| Average Access Time | 88 msec. |
| Motor Starting Time | 500 msec . |
| Data Density | 5536 B.P.I. |
| Track Density | 48 T.P.I. |
| Number of Tracks | 40 |
| Number of Sectors | 18 |
| Bytes/Sector | 256 Bytes |
| CRT interface: |  |
| Display Mode | 40 columns $\times 25$ lines or 80 column $\times 25$ lines |
| Display attribution | Normal, Blink, Reverse or Reverse and Blink |
| RF Output Channe! | VHF 3 or 4 channel for USA/Canada |
|  | VHF 1 or 2 channel for Australia |
|  | UHF 36 channel for UK/Belgium |
| Modulation Ratio | $75 \%$ Typ. |
| Output Impedance | 75 ohms |
| RF Output Level | $62.5 \mathrm{~dB} \mu(67.3 \mathrm{dBf})$ Typ. |
| Horizontal Scanning Frequency | 15.625 kHz |
| Vertical Scanning Frequency | 60.1 Hz |

## 2/Disassembly Instructions

## Top Case

1. Disconnect the cables from the unit.
2. Remove the four screws (A) on the left and right of the unit.
3. Remove the top case by sliding it toward the rear of the unit.


Figure 2-1. Top Case Removal

## Main P.C. Board

1. Disconnect the two connectors marked CN1 and CN4 on the main P.C. Board.
2. Remove the four screws ( $B$ ).
3. Take out the main P.C. Board. Be careful not to damage the connectors and switch inside on the rear panel,
4. Disconnect the connector marked CN 2 and ground lead.

## Power Supply P.C. Board

1. Disconnect ail the connectors from the power supply P.C. Board.
2. Remove the two screws (C) and take out the power supply P.C. Board.


Figure 2-2. Removal of P.C. Boards

## Disk Drive Unit

1. Disconnect the two connectors marked $\mathrm{CN}-2$ and $\mathrm{CN}-4$ on the floppy disk control P.C. Board.
2. Remove the four screws ( D ) tightening the floppy disk supporting bracket.
3. Remove the floppy disk drive unit together with the floppy disk supporting bracket by sliding them toward the rear of the unit.
4. Remove the screws (E), two each on the left and right supporting brackets securing the floppy disk drive unit.


Figure 2-3. Disk Drive Removal

## Front Panel Assembly

1. Remove the two screws securing the front panel assembly to the chassis.
2. Take out the front panel assembly by moving it toward the front of the unit. Be careful not to damage the three snaps securing the front panel assembly to the chassis.

## 3/Preventive Maintenance

To ensure the proper operation of the Disk/Video Interface, the only scheduled preventive maintenance required is periodic cleaning of the magnetic recording head.
Radio Shack's Universal Disk Drive head cleaning kit for $5-1 / 4$-inch disks works well for this purpose. The kit includes two special cleaning disks and one bottle of cleaning solution.

## Cleaning the Head

To clean the magnetic head, use a lint-free cloth or cotton swab moistened with $91 \%$ Isopropyl alcohol. Wipe the head carefully to remove all accumulated oxide and dirt.

CAUTION: Rough or abrasive cloth should not be used to clean the magnetic recording head. Use of cleaning solvents other than $91 \%$ Isopropyl alcohol may ciamage the head.
Extreme care must be exercised to prevent the head from being damaged (do not scratch or strike the head).

## Adjustment

This section describes adjustment of the System Clock and Power Supply. When you are going to adjust the floppy disk drive, refer to Appendix C. Before adjustment, turn the power switch of the Disk/Vicieo interface on and load the DOS from the system diskette.

## System Clock Adjustment

1. Connect the frequency counter to pin 3 of $M 11$ on the Main PCB.
2. Adjust the C 44 trimmer capacitor to read $16 \mathrm{MHz}+0 \%,-0.3 \%(16 \mathrm{MHz}$ to 15.952 MHz$)$ on the frequency counter.


Figure 3-1. System Clock Adjustment

## +5V Adjustment

1. Connect a DC voltmeter across pin 2 of CN 4 (Ground) and pin 3 of CN 4 ( +5 V ) on the Main PCB.
2. Adjust VR101 on the Power Supply PCB to read $+5 \mathrm{~V}+0.1 \mathrm{~V},-0.1 \mathrm{~V}$ on the DC voltmeter.


Figure 3-2. +5 V Adjustment

## 4/Theory of Operation

The TRS-80 Disk/Video Interface uses a $\mu \mathrm{PD} 780 \mathrm{C}$ (compatible with Z-80A) as the CPU.
The CPU controls the transaction of data or commands between the Portable Computer and the Disk/Video Interface by the PPI (8255), control of the CRT by the CRTC (HD46505) and control of the FDD by the FDC (M5W1793-02).

The memory consists of four sections:

- 4K bytes of P-ROM which store a program that reads the control program from track 1 of the system diskette (actual memory size used is 1 K bytes).
- 4 K bytes of RAM to store the control program read.
- 4K bytes of VRAM (Video RAM) to display characters on the CRT.
- 4 K bytes of P -ROM to store the dot pattern of the characters (actual memory size used is 2 K bytes).


Figure 4-1. Block Diagram

This section provides circuit descriptions of the Disk/Video Interface, dividing it into the following eleven parts:

- CPU
- Address Decoding and Bank Selection Circuit
- Memory Map
- I/O Map
- Clock Generator Circuit
- System Bus interface Circuit
- CRT Interface and Control Circuit
- Flicker Suppressing Circuit
- FDD Interface Signals
- FDD Control Circuit
- Power Supply and Reset Circuit


## CPU

The CPU is a $\mu \mathrm{PD} 780 \mathrm{C}$ compatible with the Z-80A.
System Clock: Uses 4 MHz clock. The chock generator circuit generates a $16-\mathrm{MHz}$ clock and it is divided by four by M27 (SED9421C).
Data BUS and Address BUS: Connected to each memory and also used as the select signal and data BUS for the PPI, CRTC and FDC.
Interrupt: Two terminals, INT (Interrupt Request) and NMII (Non Maskable Interrupt), accept interrupts. By writing data into the PPI via the Portable Computer, INT is generated. The CPU receives the data from PPI by jumping to the frterrupt Handling Routine. $\overline{N M 1}$ is used for accepting the completion of disk commands.
BUSRQ: $\overline{B U S R Q}$ is input from the Flicker Suppressing circuit. BUSRO prohibits the CPU from accessing VRAM while the CRT is displaying characters and prevents flicker of the CRT.
RESET: RESET is generated in the power supply circuit and is used as a RESET signal tor the CPU, ICs and LSIs.


Figure 4-2. CPU Control Diagram

## Address Decoding and Bank Selection Circuit

M31 and M38 determine memory address decoding. M31 decodes A15, A14 and A13, and selects ROM (M40), RAM (M28 and M36), ARAM (M23) and CRAM (M9).
The output of 20 in M16 selects BANK switching. At power-on, M16 receives the RESET signal and BANK0 is assigned so that the program starts from address 0000 H in the ROM. After that, the CPU assigns $\overline{S T S}$ as the I/O Port and sets bit D1 of the data bus to "H", and the BANK1 is selected.


Figure 4-3. Address Decoding and BANK Selection Circuit

## Memory Map

The Disk/Video Interface tses two 4 K -byte P -ROMs and four 2 K -byte Static RAMs.
At power-on, the P-ROM program is used to load the control program from the system cliskette, but as the address codes A10 and A11 are connected to ground through R25 and R28, memory is 1024 bytes.
Another P-ROM is used as a character generator and accessed by the CRTC. Two 2K-byte RAMs, RAM1 and RAM2, are assigned for the control program.
Two other RAMs are CRAM (Character RAM), which stores data to display on the CRT, and ARAM (Attribute RAM), which stores data to reverse and blink characters.
A P-ROM for the program and RAM1 are switched by the BANK selection circuit. At power-on and while track 1 of the system diskette is being read, the combination of RAM2 and BANKO P-ROM is selected. After the system has been read, the combination is switched to RAM2 and BANK1 RAN1.


Figure 4-4. Memory Map

## I/O Map

Sefection of an $1 / O$ Port is determined by M38 by decoding the address of $A 5, A 6$ and $A 7$. There are four 1/O ports:

| Address | Signal |  | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{OOH} \\ \stackrel{\circ}{\mathrm{~F}} \mathrm{H} \end{gathered}$ | $\overline{\text { CRTC }}$ | 00H: Address Register of CRTC <br> 02H: Command Register of CRTC (for Write) <br> 03H: Status Register of CRTC (for Read) |  |
| $20 \mathrm{H}$ | STS | 20 H  <br> Bit Read | Write |
| $3 \stackrel{3}{\mathrm{~F}} \mathrm{H}$ |  | 0 PPI PBO <br> 1  PB1 <br> 2  PB2 <br> 3  PB3 <br> 4  PB4 <br> 5  VSRET <br> 6  IBF <br> 7 MOTORON  | Select 80 characters mode <br> Select Bank 1 <br> Nor Used <br> Not Used <br> Select Drive 0 <br> Select Drive 1 <br> Half CPU if VSRET is High <br> Enable head |
| ${ }_{5}^{40 \mathrm{H}}$ | FDC | 50H: Status Register of FDC (for Read) <br> 50 H : Command Pegister of FDC (for Write) <br> 51H: Track Register of FDC <br> 52 H : Select Register of FDC <br> 53H: Data Register of FDC |  |
| $\begin{gathered} 60 \mathrm{H} \\ 7 \mathrm{FH} \end{gathered}$ | 8255 | 60 H : Input from 8255 <br> 70H: Output to 8255 |  |

Table 4-1. I/O Port Description

## Clock Generator Circuit

The clock generator circuit generates a $16-\mathrm{MHz}$ clock and is used as the fundamental element for the system clock in the CPU, the timing clock for the FDD to read/write data and the timing clock for the CRT.
The $16-\mathrm{MHz}$ clock, generated by M37 (NAND gate) and the $16-\mathrm{MHz}$ crystal oscillator, is transferred to the FDD interface circuit and also transferred to M27 (SED9421C). This $16-\mathrm{MHz}$ clock is divided by four by M27 and, passing through M14, it is transferred to the CPU as a $4-\mathrm{MHz}$ clack. The CPU uses this clock as the system clock.
Also in M27, the $\{6-\mathrm{MHz}$ clock is used as the timing clock to read/write data between the FDD. This $16-\mathrm{MHz}$ clack is divided by two by M47 and the divided $8 \cdot \mathrm{MHz}$ clock is supplied to the pre-compensation circuit in the FDD interface. The timing clock of the CRT is also genarated by this circuit.
The fundamental factor of character display is DCLK. DCLK is a timing signal which shows 1 dot on the CRT. Every eight DCLK outputs one LOAD signal. LOAD is a timing signal which displays one character on the CRT.
There are two modes of character display; one is 40 characters per one line and the other is 80 characters per one line.
For the 80 characters mode, 10 in M16 is set by the CPU and 80 C becomes " $L$ ". Then M11 becomes preset so that the $16-\mathrm{MHz}$ clock passes through M34 and M37, and is input into the CLK terminal of M33 directly.
For the 40 characters mode, at the gate of $\mathrm{M} 34,80 \mathrm{C}$ becomes " H " so that the 16 MHz clock is inhibited and divided by two in M11, and irput into the CLK terminal of M33.
Because of this logic, display time of one character in 80 characters mode becomes half of that in 40 chafacters mode.


Figure 4-5. Clock Generator Circuit

## System Bus Interface Circuit

Transaction of data or commands between the Portable Computer and the Disk/Video interface is executed by M45, M41 and M44 under the control of the CPU.

The signals from the Portable Computer are as follows:

| Signal name | Input or Output | Description |
| :---: | :---: | :---: |
| $\overline{Y 0}$ | Input | Chip select signal for PPI |
| AO | Input | Port select signal for PPI |
| A1 | Input | Port select signal for PPI |
| $\overline{\mathrm{RD}}$ | Input | Allows the Portable Computer to read data from the PPI |
| $\overline{W R}$ | Input | Allows the Portable Computer to write data and commands in the PP1 ds in the PP1 |
| D0 - D7 | Input/Output | Data lines |

Table 4-2. Signals from the Portable Computer

As soon as the DC voltage of the Disk/Video Interface reaches a proper level, RES signat becomes "L" and PC0, PC1 and PC2 terminals in the PPI also become low level. By checking the level of these 3 bits (whether they are "L" or not), the Portable Computer decides if the Disk/Video Interface is in an operable or inoperable mode.

## 1. Transmission of signals from the TRS-80 Portable Computer to the Disk/Video Interface

If you are going to transmit data from TRS-80 Portable Computer to the Disk/Video Interface, the Portable Computer checks OBF (Output Buffer Full) first. If this signal is " $L$ ", the Portable Camputer waits until it becomes " $H$ ". As soon as the output buffer becomes empty $\left(\overline{\mathrm{OBF}}=\right.$ " $\mathrm{H}^{\prime \prime}$ ), the Portable Computer writes data mode on the least significant 4 bits of Port B in the PPI.

This data mode is the data which define the going data whether they are commands or data, and to be transferred to the CRT or FDD and then, the data are written on the Port A in the PPI. Then, $\overline{O B F}$ becomes " $L$ ".
The OBF signal generates interruption in the CPU of the Disk/Video interface. Through this interruption, the CPU acknowledges that the data is ready to be transmitted in the PPI, and then receives the data through PA0-PA7 terminals in the PPI by switching the ACK (Acknowiedge input) signal to " $L$ ".
Receiving the $\overline{A C K}$ signal from the $C P U$, the PPI switches $\overline{O B F}$ to " $H$ ", and reading $\overline{O B F}$ from Port $C$, the Portable Computer transfers the next data to Port A in the PPI.


Figure 4-6. System BUS Interface Block Diagram (Receive Mode)

## 2. Transaction from the Disk/Video Interface to the Portable Computer

When the data is going to be transferred to the Portable Computer, the CPU waits until the IBF (Input buffer full) becomes empty (IBF = "L"). As soon as the IBF becomes " $L$ ", the CPU transfers the data to the Portable Computer to Port A and switches STB to "L.".

Then, the IBF is switched to "H" and the data is latched in Port A in the PPI. The Portable Computer confirms IBF being " H " through Port C and accepts the data stored in Port A .


Figure 4-7. System BUS Interface Block Diagram (Transmit Mode)
3. Data Modes

There are fout types of data transaction modes to transfer data between the Portable Computer and the Disk/Video interface. The mode of data transaction is settled by the least significant four bits which the Portable Computer delivers to Port B in the PPI.

| PB3 | PB2 | PB1 | PB0 | Data Mode | Remarks |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | CRT data | Data to be displayed on the CRT. |
| 0 | 0 | 0 | 1 | CRT screen copy | Transfers the contents of the VRAM to the <br> Portable Computer. |
| 0 | 0 | 1 | 0 | Disk data | Read/write data to the disk. |
| 0 | 0 | 1 | 1 | Disk command | Commands or parameters to the disk. |
| 1 | 1 | 0 | 0 | I/O break | Stop of data transaction. |

Table 4-3. PPI Function Table

## CRT Interface and Control Circuit

The data to be displayed on the CRT is stored in the CRAM and the attribute data to show character reverse and blinking is stored in the ARAM. M20, M24 and M25 are the selectors of the address lines. When the CPU assigns VRAM, VRAM becomes " $L$ " and, except for this case, CRTC assigns VRAM.

M9 is the ARAM data line selector and M22 is the CRAM data line selector. They connect the data BUS to the CPU only when ARAM or CRAM are assigned by the memory address of the CPU. Since ARAM uses only 2 bits of memary, D2-D7 terminals of M23 are pulled up on VCC.
When the VRAM is accessed by the CRTC, the data stored in the CRAM is latched on the rising edge of the LOAD signal in M18 and assigns A3-A10, which are address lines of P-ROM for the character generator.

On the other hand, to AO-A2 terminals of the P-ROM, RAD-RA2 signals are assigned from the CRTC. Through these address lines of the P-ROM, the character data varies with the raster address and is output from DO-D7 terminals of the P-ROM. M15 converts this parallel data to the serial data by one dot. M4 delays ARAN data by two pulses of the LOAD signal. When the character display is in reverse mode, M5 EX-ORs the ARAM data with the serial data and, in blinking mode, M2 ANDs the serial data with 1 Hz of signal which is generated by dividing VSYNC signal (about 60 Hz ) from the CRTC by 64 in M8.

M2 ANDs the serial data with the DISPTMG signal from the CRTC and the ANDed signal is input onto the base of T1. At the same time, onto the base of $T 1$, synchronous idle which M5 composes VSYNC (vertical sync) signal and HSYNC (hor:zontal sync) signal generated in CRTC is also input then, T1 generates composite video signal for CRT composing these two input signals.
When using a CRT monitor, this composite video signal is used directly; but for home TV sets, it is used after it is modulated to 61.25 MHz (channel-3) or 67.25 MHz (channel-4) through the RF modulator. The switch installed in the RF modulator controls switching of the modulation frequencies.
Table 4-4 shows the functions of the principal signals from CRTC.
Figure $4-8$ shows block diagram of the CRT interface circuit.
Figure 4.9 shows the display timing chart at 40 characters mode and Figure 4.10 shows that at 80 characters mode.
Figure 4.11 shows the waveforms of video signal.

| Symbal | Name of terminal | Description |
| :---: | :---: | :---: |
| HSYNC | Horizontal Sync | HSYNC is an active " H " level signal which provides horizontal synchronization for the displaying device. |
| VSYNC | Vertical Sync | VSYNC is an active " H " level signal which provides vertical synchronization for the display device. |
| DISPTMG | Display timing | DISPTMG is an active " $H$ " level signal which defines the display period in horizontal and vertical raster seanning. The video signal should be "enable" only when DISPTMG is at "H" level. |
| CUDISP | Cursor display | CUDISP is an active " H " level video signal which is used to display the cursor on the CRT screen. This output is inhibited as long as DISPTMG is at " $H$ " level. |
| RAO-RA4 | Raster address | RA0-RA4 are raster address signals which are used to select the raster of the character generator. |
| MA0-MA13 | Refresh memory address | MA0-MA13 are refresh memory address signals which are used to refresh the CRT screen periodically. |

Table 4-4. Function of the Principal Signals


Figure 4-8. CRT Interface Block Diagram


Figure 4-9. Display Timing Chart (40 Characters Mode)


Figure 4-10. Display Timing Chart (80 Characters Miode)


Figure 4-11. Waveform of Video Signal

## Flicker Suppressing Circuit

As shown in Figure 4-12, during vertical retrace (during display), Q-output of M11 becomes "L"; otherwise, it becomes " H ". For example, if the HLDEN signal is " $H$ ", $\overline{B U S R Q}$ becomes " L " so that the CPU is set in "wait condition" while displaying characters. This condition prevents the CPU from accessing VRAM during the vertical displaying period.
VSAET signal is read out of the gate of M29 into the CPU and, through this signal, the CPU can detect the condition of the display.


Figure 4-12. Flicker Suppression Circuit

## FDD Interface Signals

Figure 4-13 shows the FDD (Floppy Disk Drive) interface block diagram. Each signal has a specified function for FDD.

1. DRIVEO and DRIVE1 (to FDD)

When either of the two input lines becomes "L", only the "L" signal drive can respond to the input lines, gate the output lines and turn the drive select LED on. DRIVE SELECT $(0$ or 1 ) is determined by plugging in the shorting plug.
2. DIR (to FDD)

DIR is a control signal which defines the direction of motion of the $R / W$ head. If the input signal is " $L$ ", the $R / W$ head moves toward the center of the disk (STEP IN). If the input signal is "H", the R/W head moves towards the outside edge of the disk (STEP OUT). Direction change of the head motion must be made before the FDD receives a STEP pulse.
3. STEP (to FDD)

STEP moves the R/W head by one track per one pulse. After receiving the final STEP pulse, the drive must wait at least "seek + settling" time to assure secure read/write.
4. WG (to FDD)
"L" level signal allows the FDD to write data on the diskette. This signal becomes ineffective when WRITE PROTECT signal is "L" or the drive is not setected. "H" level signal allows the FDD to read the data stored on the diskette.
5. WD (to FDD)

WD provides the FDD the data on the diskette. Each transition "H" to " $L$ " or " $L$ " to " $H$ " of MFM signal reverses the direction of the current through $R / W$ head and writes a bit of data. This line becomes "enable" when WRITE GATE is "L". WRITE PROTECT is " H " and DRIVE SELECT is " L ".
6. MOTOR ON (to FDD)

When this signal is " L ", the spindle motor rotates and, when " H ", it stops. The spindle motor reaches to the rated speed within 0.5 second. This line responds to the input signal regardless of the DRIVE SELECT signal.
7. IP (from FDD)

The "L" signal is provided by the drive every one rotation of the diskette indicating the beginning of the track.
8. RDATA (from FDD)

This line provides a "clock + data" pulse which is converted from analog data detected by the R/W head.
9. TR00 (from FDD)

Low state of this signal indicates that the $\mathrm{R} / \mathrm{W}$ head is positioned at track 00 .
10. WPRT (from FDD)
"L" signal indicates that a write protected diskette is installed in the FDD.


Figure 4-13. FDD Interface Block Diagram

## FDD Control Circuit

FDD control circuit consists of FDC (M26), data separator (M27), pre-compensation circuit, and wait control circuit.

1. FDC (Floppy Disk Controller)

FDC consists of one LSI (M26) and, using D BUS, transfers commands and data corresponding to the FDD from the CPU. To detect the selection by the CPU, Y2 output signal ( $\overline{F D C}$ ) by $1 / O$ port decoder M38 and A0/A1 signal are used. Combining these signals with $\overline{\text { IORD }}$ and $\overline{\text { IORW }}$ signals, FDC identifies the signals from the CPU as to whether they are the command, read/write data or request of status.
Table $4-5$ shows the combination of the signals:

| A0 | A1 | $\overline{\text { IORD }}$ | $\overline{\text { IOWR }}$ | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Reading of the status register |
| 0 | 0 | 1 | 0 | Writing onto the command register |
| 0 | 1 | 0 | 1 | Reading of track register |
| 0 | 1 | 1 | 0 | Writing onto the track register |
| 1 | 0 | 0 | 1 | Reading of the sector register |
| 1 | 0 | 1 | 0 | Writing onto the sector register |
| 1 | 1 | 0 | 1 | Transter of read data |
| 1 | 1 | 1 | 0 | Transfer of write data |

Table 4-5. FDC Function Table
The table below shows the functional description of the principal terminals. If you want to have additional information about this LSI, refer to the TRS-80 Model II Technical Reference Manual since this LSI is functionally identical to the 1791 used in the FDC Printer Interface Board of the Model II, except that the data BUS is true as opposed to inverted.

| Symbol | Name | Input/Output | Description |
| :---: | :---: | :---: | :---: |
| DRO | Data request | Output | In disk read mode, DRQ indicates that the data is assembled in the data register. In disk write mode, it indicates that the data register is empty. DRO is reset by the read or write data operation. |
| IRQ | Interrupt | Output | IRQ becomes active at the completion request of command and is reset when the CPU reads the status or writes the command. |
| STEP | Step | Output | Step pulse output (Active high). |
| DIR | Direction | Output | High level means that the head is stepping in and low level means that the head is stepping out. |
| EARLY | Early | Output | This signal is used for write pre-compensation. It indicates that the write data pulse should be shifted early. |
| LATE | Late | Output | This signal is also used for write pre-compensation. It indicates that the write data pulse should be shifted late. |
| HLD | Head load | Output | This output signal controls the rotation of the motor of the FDD. The motor must be rotated by this high level output. |
| IP | Index pulse | Input | This input indicates that an index hole of the diskette is encountered. |
| TR00 | Track 00 | Input | This signal tells the device that the head is located on track00. Active low. |


| Symbol | Name | Input/Output | Descripkion |
| :---: | :---: | :---: | :---: |
| WPRT | Write protect | Input | Low level signal of this input informs the device that the drive is in write protect state. Before disk write operation starts, this signal is sampled and an active low signal terminates the current command, and sets $\mid \mathrm{RO}$. Write protect status bit in the status fegister is also set. |
| DDEN | Double density mode select | Input | This input determines the operation mode of the device. DDEN $=0$ selects double density mode. |
| RCLK | Read clock | Input | This signal is used internally for the data window. Phasing relation to the raw read data is specified, but the polarity (RCLK high or low) is not important. |
| RG | Read gate | Output | This signal shows the external data separation that the syncfield is detected. |
| RAWRD | Raw read | Input | This input signal from the drive shal be low for each recorded flux transition. |
| WG | Write gate | Output | This signal becomes active before disk write operation occurs. |
| WD | Write data | Output | This signal consists of data bits and clock bits. It becomes active for every flux transition. |
| RESET | Reset | Input | Active low. The device is reset by this signal and automatically loads " 03 " into the command register. The not-ready-status bit is also reset by this signal. When reset input is made high, the device executes restore command unless ready is active and the device loads "01" to the sector register. |

Table 4-6. Description of the Principal Terminals
2. Data Separator (SED9421C)

SED9421C is an IC which generates a data window signal that separates clock bits and data bits among the data (RDATA) read out of the FDD. Figure 4-14 shows the functions of this IC.


Figure 4-14. Data Separator

## 3. Pre-Compensation Circuit

This circuit adjusts timing of the write data delivered from FDC to the FDD. This circuit compensates data which will be shifted in writing since peak of the data may shift during data reading, depending on their data pattern.
The time available to compensate is 125 nanoseconds, i.e., one puise width of 8 MHz .
In Figure 4-15, FDC outputs an EARLY or LATE signal, depending on the writing data pattern; then, D0, D1 or D2 terminals of M46 becomes " $H$ " so that the number of flip-flops through which WD (write data) passes is determined.


Figure 4-15. Pre-Compensation Circuit

## 4. Wait Control Circuit

As shown in the figure below, this circuit controls read/write data transaction between the CPU and the FDC.
During read operation, the CPU transfers a read command to the FDC setting A4="H" and FDC="L". Then, the CPU executes a dummy read operation once setting $A 4=$ " E " and $\mathrm{FDC}=$ " L ".
At this time, Ping of M1 becomes "L" and the CPU enters "wait condition". In this condition, as soon as the FDC reads the data from FDD and the buffer is filled by 8 bits of data, DRQ becomes "H", Q terminal of M1 becomes "L" and WAIT becomes "H". Then, the CPU releases "wait condition" and reads the data stored in the FDC.
The CPU repeats the above procedures and reads the data from the FDC continuously.


Figure 4-16. Wait Control Circuit

## Power Supply and Reset Circuit

The power supply circuit consists of a regulator 1 C , capacitors, resistors, coils, and a diode (ZD101) determined for the reference voltage of VCC. This circuit generates +5 -volt and +12 -volt power -+12 volt is supplied to the FDD and RF modulator, and +5 volt is supplied to all of the ICs except M41 and M44 in the system BUS interface circuit.
The RESET circuit consists of T101, T102, and the other components. T102 detects when the DC voltage reaches the proper level; R101 and T101 provide hysteresis to the RESET signal.

## 5/Troubleshooting

This section shows you how to go about solving a problem or maffunction that has been identified. All you have to do, is find the problem in the Troubleshooting Flowchart and refer to the section indicated by the number. Each section then identifies the components associated with the circuit in question and provides remedial instructions.
After completing any repairs, you should re-check each functional item according to the CHECK LIST. You can make use of the CHECK LIST even if the location and condition of the malfunction are not readily clear.

## Troubleshooting Flowchart



## Checking Procedure

## 1. Doesn't work at all.



Check the power.

1. Is the plug of $A C$ cord plugged into the $A C$ outlet?
2. Is the power switch ON?
3. Isn't the fuse blown? (It is in the fuse holder located on the rear side.)

- If blown, check the power transformer and D101-D104 and C101 on the Power Supply PCB unit. Then replace the fuse. (AC250V 1A)

Check the power supply circuit.

1. Isn't the fuse F101 blown?

- If blown, check the resistance between pin 15 and pin 6 of M 101 . Then replace the fuse. (AC125V 3A)

2. Is $15-25 \mathrm{~V}$ applied to the cathode of D101?

- If not, check power transformer and D101 - D104.

3. Check output voltages.
a) VCC... $+5 \mathrm{~V} \pm 0.25 \mathrm{~V}$

If not, check ZD101, VR101, R107, R109, R110, C105, C107, C108, C109, L102, L103
and M101.
b) $+12 \mathrm{~V} \ldots+12 \mathrm{~V} \pm 0.6 \mathrm{~V}$

If not, check R106, C104, C105, C106, L101 and M101.

Check the RESET signal.

1. Is it high level ( $2.5-5.25 \mathrm{~V}$ ) at pin 10 of M 21 ?

- If not, check below.

2. Is the voltage at the collector of T 102 low level $(0-0.5 \mathrm{~V})$ ?

- If not, check R103, R104, R105 and T102.

3. Is the voltage at the cathode of D106 high level $(4.5-5.25 \mathrm{~V})$ ?

- If not, check R102, R111, D106 and T101. if OK, check the cable from Power Supply PCB to Main PCB, C77 and M21.

Check the connection of all connectors.


Check the Main PCB.

1. Check all clock signals.
a) $\operatorname{Pin} 8$ of $\mathrm{M} 37 \ldots 16 \mathrm{MHz}$

If not, check M37, R24, R26, C44, C45, C46, C51, C52 and X1.
b) Pin 11 of $\mathrm{M} 47 \ldots .8 \mathrm{MHz}$

If not, check M47.
c) Pin 6 of $\mathrm{M} 42 \ldots 4 \mathrm{MHz}$

If not, check M14 and M27.
d) Pin 24 of $\mathrm{M} 26 \ldots 1 \mathrm{MHz}$

If not, check M27 and M32.
2. Check all ICs.

Try to replace the FDD unit.

2. Fan motor doesn't rotate.

2

Check the power.
Refer to "1. Doesn't work at all".

Check the fan motor.


## 3. LED power indicator doesn't light.

Check the VCC.
Refer to " 1 . Doesn't work at all".

Check the cable from Power Supply PCB to LED PCB.

Check the LED.

4. System doesn't load the control program.


Replace the System Diskette.

Check the cable from Power Supply PCB to Main PCB, the cable from Power Supply PCB to FDD and the cable from Main PCB to $F D D$.

Check source voltages (VCC and +12 V ) on the Main PCB and FDD.
Refer to "II. Doesn't work at all".

Check the RESET signal.
Refer to " 1 . Doesn't work at all".

Check the floppy disk interface circuit.

1. Does the $\angle E D$ on the FDD light?

- If not, check M10 and M16.

2. Does the motor of FDD rotate?

- If not, check M6, M7, M10, M16 and M26.

3. Check all clock signals.

Refer to "1. Doesn't work at all".
4. Check M1, M6, M29, M35 and M39.
5. Check the I/O decoder circuit. (M34 and M38)
6. Check all data bus signals and address bus signals.

Check to see if the clamp lever of FDD is turned downward.

Try to replace the FDD.


## 5. System doesn't load the DISK BASIC.



Check the connection between TRS-80 Disk/Video Interface and TRS-80 Portable Computer.

1. is connector cable connected correctly?
2. Is TRS-80 Portable Computer powered ON?
3. Is TRS-80 Portable Computer cold started?

- If TRS-80 Portable Computer doesn't work correctly, refer to the service manual for TRS-80 Portable Computer.

Check the cable from System Bus PCB to Main PCB.

## Replace the System Diskette



Check system bus interface circuit.

1. Is RST signal at pin 35 of M45 low level ( $0-0.5 \mathrm{~V}$ ) ?

- If not, check M21.

2. Check voltages of pin 14, pin 15 and pin 16 of M 45 if they are low level $(0-0.5 \mathrm{~V})$.

- If not, check R47, R48 and R49.

3. Is RESET signal at pin 1 of M4t low leval ( $0-0.5 \mathrm{~V}$ ) ?

- If not, check RESET signal output of TRS-80 Portable Computer.
(Refer to the service manual for TRS-80 Portable Computer.)

4. Check all parts in this circuit. (M30, M35, M41, M43, M44, M45 and R29 through R43)

Check System Bus PCB. (L301, LF301, LF310, LF312, LF313, LF314 and C301)


## 6. FDD doesn't function.

If system doesn't read the contents of the diskette, refer to " 4 . System doesn't load the control program" or " 5 . System doesn't load the DISK BASIC".
If system doesn't save data or program to diskette, check below.

## 6

Check. the diskette.

1. Is it formatted?
-. If not, it must be formatted with "FORMAT" program.
2. Isn't the write protect seal attached?

- If it is attached, take it off and try again.

Check the FDD control circuit.
Are high level pulses output at pin 30, pin 31, pin 17 and pin 18 of M26?

- If not, check M26, M35 and M39.

Check the pre-compensation circuit.

1. Check the shift clock ( 8 MHz ) at pin 11 of M47.

- If not, check M47.

2. Check M14, M46, M47, M48 and M49.


Try to replace the FDD.

7. CRT monitor doesn't function.


Check the CRT monitor set.

1. Is it powered ON?
2. Check adjustments of horizontal sync, vertical sync, brightness and contrast.
3. Is the cable from TRS-80 Disk/Video Interface to CRT monitor connected correctly.

Check the timing generator circuit.

1. Check dot clock signal (DCLK) at pin 2 of M33.

8 MHz at 40 characters mode
16 MHz at 80 characters mode

- If not, check M7, M11, M16, M34 and M37.

2. Check the frequency and waveform of LOAD signal.

1 MHz at 40 characters mode
2 MHz at 80 characters mode

- If not, check M29, M30, M32, M33 and C78.

Check the CRT interface and control circuit.

1. Check the frequency and waveform of HSYNC and VSYNC.

HSYNC signal . . 15.625 kHz
VSYNC signal . . . 60.1 Hz
-.. If not, check M13.
2. Check if refresh memory address (MAO - MA13) and raster address (RAO - RA4) appear on M13.

- If not, check M13.

3. Does the serial data signal appear at pin 13 of M 15 ?

- If not, check M20, M24, M25, M19, M22, M18, M17 and M15.

4. Does the composite video signal appear on VIDEO terminal of RF modulator?

- If not, check M2, M3, M5, M6, R2, R3, R4, R6, D1, LI and T1.

If it appears but CRT monitor doesn't function, check the RF modulator.


Display function check.

1. Display is flicking.

Check M7, M11, M12 and M29.
2. Blink or reverse mode can't be set.

Check M3, M4, M9, M23 and M32.
3. Blinking frequency isn't 2 Hz .

Check M8.
4. Display character is not same as the one which is set from TRS-80 Portable Computer. Check M17, M19 and M22.


## 8. Home TV doesn't function



Check the home TV set.

1. Is it powered ON?
2. Check adjustments of horizontal sync, vertical sync, brightness and contrast.
3. Is the connection from TRS 80 Disk/Video interface to home TV set correct?
4. Is RF output channel the same as the channel of TV set?
5. Is the switch on the Switch box unit positioned to "COMPUTER" side?

Check the timing generator circuit, and CRT interface and control circuit refering to "7. Monitor TV doesn't function'.

9. Check system again, as described in the "Troubleshooting Flowchart".

## Check List

After completing all repairs and adjustments, check all functions according to the TEST program shown below. Before beginning the checking, TRS-80 Portable Computer must be cold started and the DISK BASIC is loaded to it.

1. Checking the floppy disk control
(1) Put the System Disk into Drive0 FDD.
(2) Execute the format program.

Type RUN "0:FORMAT" (ENTEB).
(3) When the following message appears, press 0 (ENTEA).
message. . . This utility formats diskettes.

- All data will be lost -

Which drive will be used (0 or 1)?
(4) The next message appears. Place the blank diskette into Drive 0 FDD and press (ENTEB).
message . . . Put the diskette to be formatted in Drive0.
Press (ENTER) when ready.
Then the diskette is being formatted
(5) If the message "FORMAT COMPLETE" appears on the display, the diskette is correctly formatted.
(6) Then type NEW (ENTER for clearing the format program and execute the TEST program listed below.
...TEST program...
10 CLEAR 1000:A $\$=$ "'": $B \$="$ "
20 FOR $=32$ TO 159
30 A $\$=A \$+C H R \$(1)$
40 NEXT I
$50 \mathrm{~T}=0$ :S=0:GOSUB 500
60 S=1:GOSUB 500
$70 \mathrm{~T}=39: \mathrm{S}=0$ :GOSUB 500
$80 \mathrm{~S}=1$ :GOSUB 500
$90 \mathrm{~T}=0: \mathrm{S}=0: \mathrm{GOSUB} 1000$
100 S=1:GOSUB 1000
$110 \mathrm{~T}=39: \mathrm{S}=0:$ GOSUB 1000
120 S=1:GOSUB 1000
130 BEEP:PRINT "FLOPPY TEST ... OK!!"
140 GOTO 1540
500 FORI=1 TO 18
510 DSKO\$0,T,I,S,A\$
520 NEXT 1
530 RETURN
1000 FOR I=1 TO 18
$1010 \mathrm{~B} \$=\mathrm{DSK} 1 \$(0, T, I, S)$
$1020 \mathrm{~B} \$=\mathrm{LEFT} \$(\mathrm{~B} \$, 128)$
1030 IF A\$<>B\$ THEN GOTO 1500
1040 NEXT I
1050 RETURN
1500 CLS:BEEP:PRINT'"FLOPPY TEST ... NG!!"
1510 PRINT"TRACK=";T,"SECTOR="; 1
1520 PRINT "WRITE DATA":PRINT A\$
1530 PRINT"READ DATA":PRINT B\$
1540 PRINT:INPUT"TRY AGAIN (y or n)";C\$
1550 IF C $\$=$ " $y$ " THEN GOTO 10
1560 |F C $\$=$ " ${ }^{\prime \prime}$ " THEN END
1570 GOTO 1540
After executing this program, if the message "FLOPPY TEST . . . OK!!" appears, checking of floppy disk control is completed correctly.
2. Checking the display
(1) Connect either monitor, CRT monitor or home TV set.
(2) Clear the previous program by typing NEW (ENTER.
(3) Then input the following TEST program and execute it.
... TEST program...
10 SCREEN1: $A=40$
20 WIDTH A
30 FOR I=32 TO 255
35 IF I=127 THEN50
40 PRINT CHR\$ (I);
50 NEXT I
60 PRINT:PRINT"IF THE DISPLAY IS OK, PRESS ENTER"
70 AS=INKEY\$:IF A\$<>""THEN GOTO 70
80 IF $A=40$ THEN $A=80$ : GOTO 20
90 A=40;GOTO 20
(4) After executing this program, all characters will appear on the screen. Then check all characters with both display mode ( 40 characters mode and 80 characters mode).

## 6/Exploded View and Parts List



Figure 6-1. Ex


MAIN P.C.B. ASSEMBLY

| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| CAPACITORS |  |  |  |  |
| C1 | Not used |  |  |  |
| C2 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 25 \mathrm{~V} /+80-20 \%$ |  | CBF1E104ZT |
| C3 | Capacitor, Electrolytic | $100 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ |  | CEVD101A3N |
| C4 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C5 | Capacitor, Tantalum | $22 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ |  | CSKD220MDC |
| C6 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C7 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C8 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C9 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C10 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C 11 |  |  |  |  |
| C 12 |  |  |  |  |
| C13 | 》 | * |  | ¢ |
| C14 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C15 | Capacitor, Ceramic |  |  | CBF1B104MY |
| C16 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C17 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C18 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C19 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C20 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C21 | Capacitor, Ceramic | 0.1 $\mu \mathrm{F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C22 | Capacitor, Electrolytic | 100 $\mathrm{F} / 10 \mathrm{~V} /+75-10 \%$ |  | CEVCIO1ALN |
| C23 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C24 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| c25 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C26 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C27 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C28 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C29 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF18104MY |
| C30 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C31 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C32 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C33-34 | Not used |  |  |  |
| C35 | Capacitor, Mylar* | $0.047 \mu \mathrm{~F} / 50 \mathrm{~V} / \pm 5 \%$ |  | COMB473JTH |
| C36 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C37 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C38 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C39 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C40 | Capacitor, Mylar | $0.047 \mu \mathrm{~F} / 50 \mathrm{~V} / \pm 5 \%$ |  | COMB473JTH |
| C41 | Capacitor, Ceramic | 0.047 $\mu \mathrm{F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C42 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C43 | Capacitor, Tantalum | 1 $\mu \mathrm{F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C44 | Capacitor, Trimmer | 25 pF | AC.0986 | CTZ7250H01 |
| C45 | Capacitor, Ceramic | 220pF/50V/ $\pm 10 \%$ |  | CCFB221K0T |
| C46 | Capacitor, Ceramic | $33 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CCFB330KOT |
| C47 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C48 | Capacitor, Ceramic | 0.047 $\mu \mathrm{F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C49 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C50 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKCOIOMDC |
| C51 | Capacitor, Ceramic | $220 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CCFB221K0T |
| C52 | Capacitor, Ceramic | $33 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CCFB330KOT |
| C53 | Capacitor, Ceramic | 0.047 $\mu \mathrm{F} / 25 \mathrm{~V} / 410 \%$ |  | CBF1E473KY |

* Mylar is a registered trademark of E.l. Du Pont de Nemours and Company.

| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| C54 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C55 | Capacitor, Ceramic | 0.047 $\mu \mathrm{F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C56 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C57 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBF1E473KY |
| C58 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C59 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C60 | Capacitor, Ceramic | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ |  | CBFIE473KY |
| C61 | Capacitor, Ceramic | 470pF/50V/ $\pm 10 \%$ |  | CKFB471KBM |
| C62 |  |  |  | $1$ |
| C63 | * | - |  | * |
| C64 | Capacitor, Ceramic | 470pF/50V/士10\% |  | CKFB471KBM |
| C65 | Capacitor, Tantalum | $1 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ |  | CSKC010MDC |
| C66 | Capacitor, Ceramic | 100pF/50V/ $\pm 10 \%$ |  | CCFB101K0T |
| C67 | Capacitor, Electrolytic | $22 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ |  | CEVD220A3N |
| C68 | Capacitor, Ceramic | $470 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CKFB471KBM |
| C69 | Capacitor, Ceramic | $1000 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CKFB102KBT |
| 670 |  |  |  |  |
| C71 | 4 | $\rangle$ |  | $\dagger$ |
| C72 | Capacitor, Ceramic | $1000 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CKFB102KBT |
| C73 | Capacitor, Ceramic | $470 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CKFB471KBM |
| c74-75 | Not used |  |  |  |
| C76 | Capacitor, Ceramic | $470 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CKFB471KBM |
| C77 | Capacitor, Electrolytic | $4.7 \mu \mathrm{~F} / 25 \mathrm{~V} /+75-10 \%$ |  | CEVE4R7ALN |
| C78 | Capacitor, Ceramic | $33 \mathrm{pF} / 50 \mathrm{~V} / \mathrm{i} 10 \%$ |  | CCFB330KOT |
| C79 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBF1B104MY |
| C80 |  |  |  |  |
| C81 | $\downarrow$ |  |  | + |
| C82 | Capacitor, Ceramic | 0. $1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 20 \%$ |  | CBFIB104MY |
| C83 | Capacitor, Ceramic | $56 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CCFB560K0T |
| C84 | Capacitor, Ceramic | $56 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | CCFB560K0T |
| CONNECTORS |  |  |  |  |
| CN1 <br> CN2 <br> CN4 | Jack, Junction to Syst <br> Jack, Junction to Flop <br> Jack, Junction to Pow | m Bus <br> py Disk <br> r Supply | AJ. 7527 <br> A. $\cdot 7528$ <br> AJ. 7526 | $\begin{aligned} & \text { YJF20S022U } \\ & \text { YJF34S013U } \\ & \text { YJFO5S023Z } \end{aligned}$ |
| DIODE |  |  |  |  |
| D1 | Diode, Silicon 1S2076 |  |  | QDSS2076 ${ }^{\text {H }}$ |
| COIL |  |  |  |  |
| L. 1 | Coil, Choke $4.7 \mu \mathrm{H} / 50$ | mA | ACB-2551 | LF4R7KE04Y |


| Ref. No. | Des | cription | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| INTEGRATED CIRCUITS |  |  |  |  |
| M1 | I.C., TTL, Flip-Flop | HD74LS74AP or |  | OOT07474CB |
|  |  | SN74LS74AN or |  | QOT07474AU |
|  |  | M74LS74AP or |  | QOTO7474DE |
|  |  | MB74LS74A |  | QQT07474GF |
| M2 | 1.C., TTL, AND Gate | HD74LS08P or |  | QQT07408FB |
|  |  | SN74LS08N or |  | Q0707408BU |
|  |  | M74LS08P or |  | QQT07408EE |
|  |  | MB74LS08 |  | QOT07408GF |
| M3 | I.C., TJL, OR Gate | HD74LS32P or | MX-5964 | QOT07432CB |
|  |  | SN74LS32N or |  | QOT07432BU |
|  |  | M74LS32P or |  | QOTO7432EE |
|  |  | MB74LS32 |  | QOT07432FF |
| M4 | I.C., TTL, Flip-Flop | HD74LS174P or |  | QOT74174BB |
|  |  | M74LS174P or |  | QQT74174AE |
|  |  | SN74LS174N or |  | QOT74174DU |
|  |  | MB74LS174 |  | QOT74174CF |
| M5 | I.C., TTL, EX-OR Gate | HD74LS86P or |  | QQT07486CB |
|  |  | SN74LS86N or |  | QQT07486AU |
|  |  | M74LS86P or |  | QQT07486GE |
|  |  | MB74LS86 |  | 00707486 HF |
| M6 | I.C., TTL, OR Gate | HD74LS32P or | MX-5964 | OOT07432CB |
|  |  | SN74LS32N or |  | QOT07432BU |
|  |  | M74LS32P or |  | OOT07432EE |
|  |  | MB74LS32 |  | QQT07432FF |
| M7 | I.C., TTL, Inverter | HD74LS04P or |  | QOT07404HB |
|  |  | SN74LSO4P or |  | QQT07404AU |
|  |  | M74LS04P or |  | OOT07404FE |
|  |  | MB74LS04 |  | QQT07404.JF |
| M8 | 1.C., TTL, Counter | HD74LS393P or | MX-5969 | QQ174393BB |
|  |  | SN74LS393N or |  | QQT74393AU |
|  |  | M74LS393P |  | OQT74393CE |
| M9 | 1.C., TTL, Buffer | HD74LS125AP or | MX-5965 | QQT74125CB |
|  |  | M74LS125AP or |  | QOT74125AE |
|  |  | SN74LS125AN or |  | OOT74125EU |
|  |  | MB74LS125A |  | QQT74125DF |
| M10 | I.C., TTL, Driver | HD7416P or | M $\times 5963$ | QQT07416BB |
|  |  | SN7416N |  | QOT07416AU |
| M11 | I.C., TTL, Flip-Fiop | HD74LS74AP or |  | Q0T07474CB |
|  |  | SN74LS74AN or |  | QQT07474AU |
|  |  | M74LS74AP or |  | QOT07474DE |
|  |  | MB74LS74A |  | QOT07474GF |
| M12 | I.C., TTL, Counter | HD74LS393P or | MX-5969 | OQT743938B |
|  |  | SN74LS393N or |  | Q0T74393AU |
|  |  | M74LS393P |  | QOT74393CE |
| M13 | I.C., N-MOS, CRTC | HD46505SP | MX-5959 | QON46505AB |
| M14 | I.C., TTL, Driver | HD7416P or |  | QOT07416BB |
|  |  | SN7416N |  |  |
| M15 | I.C., TTL, Shift: Register | SN74LS166AN or |  | QQT74166CU |
|  |  | M74LS166AP |  | OOT74166DE |
| M16 | 1.C., TTL, Flip-Flop | HD74LS174P or |  | QQT74174BB |
|  |  | M74LS174P or |  | QOT74174AE |
|  |  | SN74LS174N or |  | QOT74174DU |
|  |  | MB74LS174 |  | QQT74174CF |


| Ref, No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| M17 | I.C., N-MOS, P-ROM for Char. Gen. | HN462732G (For USA and Canada) (For UK, Belgium and Australia) | M $\times 5961$ | $\begin{aligned} & Q 00 \mathrm{C} 1027 \mathrm{AB} \\ & \text { Q00C1027BB } \end{aligned}$ |
| M18 | I.C., TTL, Flip Flop | HD74LS374P or SN74LS374N or M74LS374P or MB74LS374 | MX-5968 | 007743748 B <br> QQT74374CU <br> QOT74374AE <br> QOT74374DF |
| M19 | I.C., C-MOS, RAM | HM6116LP-4 or HM6116P-4 | MX-5970 | $\begin{aligned} & \mathrm{QO} 006116 \mathrm{BB} \\ & \mathrm{QQ006116AB} \end{aligned}$ |
| M20 | I.C., TTL, Selector | HD74LS157P or SN74LS157N or M74LS157P or MB74LS157 |  | QOT74157BB <br> QOT74157AU <br> QOT74157DE <br> 00T74157FF |
| M21 | 1.C., TTL, Inverter | HD74LSI4P or SN74LS14N or M74LS14P or MB74LS14 | MX-5962 | QQT07414CB <br> QOT07414AU <br> QOT07414EE <br> QQT07414FF |
| M22 | 1.C., TTL, Transceiver | HD74LS245WP or SN74LS245N or M74LS245P or MB74LS245 | MX-5967 | QOT74245DB <br> QOT74245AU <br> QQT74245BE <br> QQT74245EF |
| M23 | 1.C., C-MOS, RAM | HM6116LP-4 or HM6116P-4 | MX 5970 | $\begin{aligned} & \mathrm{Q} O 006116 \mathrm{BB} \\ & \mathrm{Q} Q 006116 \mathrm{AB} \end{aligned}$ |
| M24 | 1.C., TTL, Selector | HD74LS157P or SN74LS157N or M74LS 577 P or MB74LS157 |  | QOT74157BB <br> Q0T74157AU <br> QOT74157DE <br> QQT74157FF |
| M25 | I.C., TTL, Selector | HD74LS157P or SN74LS157N or M74LS157P or MB74LS157 |  | Q0T74157BB <br> QQT74157AU <br> QOT74157DE <br> QQT74157FF |
| M26 | I.C., N-MOS, FDC | M5W1793-02P or MB8877A | MX-5957 | QON01793AE QQND8877AF |
| M27 | I.C., C-MOS, FD Data Separator | SED9421C0B | MX-5973 | QQ09421CB6 |
| M28 | I.C., C-MOS, RAM | HM6116LP-4 or HM6116P-4 | MX-5970 | QQ006116BB <br> QQ006116AB |
| M29 | I.C., TTL, NAND Gate | HD74LS00P |  | QQT07400GB |
| M30 | I.C., TTL, OR Gate | HD74LS32P or SN74LS32N or M74LS32P or MB74LS32 | MX-5964 | QOT07432CB <br> $00707432 B U$ <br> QOT07432EE <br> QQT07432FF |
| M31 | I.C., TTL, Decoder | HD74LS138P or SN74LS138N or M74LS138P or MB74LS138 |  | QOT74138BB <br> QQT74138AU <br> QQT74138DE <br> QQT74138FF |
| M32 | I.C., TTL, Inverter | HD74LS04P or SN74LS04N or M74LS32P or MB74LS04 |  | QQT07404HB <br> QOT07404AU <br> QOT07404FE <br> Q0T07404JF |
| M33 | I.C., TTL, Counter | HD74LS163P | MX-5966 | QOT741638B |
| M34 | I.C., TTL, OR Gate | HD74LS32P or SN74LS32N or M74LS32P or MB74LS32 | MX-5964 | QOT07432CB <br> QOT07432BU <br> QQT07432EE <br> QQT07432FF |


| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| M35 | 1.C., TTL, OR Gate | HD74LS32P or | MX-5964 | OQT07432CB |
|  |  | SN74LS32N or |  | QQT07432BU |
|  |  | M74LS32P or |  | QQT07432EE |
|  |  | MB74LS32 |  | QQT07432FF |
| M36 | I.C., C-MOS, RAM | HM6116LP-4 or | MX-5970 | Q0006116BB |
|  |  | HM6116P-4 |  | QQ006116AB |
| M37 | 1.C., TTL, NAND Gate | HD74LS00P or |  | QQT07400GB |
|  |  | SN74LSOON or |  | QQT07400BU |
|  |  | M74LSOOP or |  | QQ707400KE |
|  |  | MB74LS00 |  | QQT07400MF |
| M38 | 1.C., TTL, Decoder | HD74LS139P or |  | QOT74139AB |
|  |  | SN74LS139N or |  | OOT74139BU |
|  |  | M74LS139P or |  | QQT07400MF |
|  |  | MB74LS139 |  | QQT74139DF |
| M39 | 1.C., TTL, AND Gate | HD74LS08P or |  | OOT07408FB |
|  |  | SN74LS08N or |  | QQT07408BU |
|  |  | M74LS08P or |  | QQT07408EE |
|  |  | MB74LS08 |  | QQT07408GF |
| M40 | I.C., N-MOS, P-ROM for Program | HN462732G (For USA and Canada) | MX-5960 | OOOC1026AB |
|  |  | (For UK, Belgium and Australia) |  | QOOC1026BB |
| M41 | I.C., C-MOS, Buffer | TC40H365P | MX-5972 | Q0040365AT |
| M42 | 1.C., N-MOS, CPU | $\mu \mathrm{PD} 780 \mathrm{C}-1$ or | MX-5956 | OON00780AA |
|  |  | Lhto080A or |  | QQN0080AA3 |
|  |  | MK3880-4 or |  | QON03880BZ |
|  |  | Z.80A |  | QQNBOACPUZ |
| M43 | 1.C. TTL, DRVR/DCVR | HD74LS244P or |  | QQT74244CB |
|  |  | SN74LS244N or |  | QQT74244AU |
|  |  | M74LS244P or |  | QQT74244BE |
|  |  | MB74ES244 |  | QQT74244DF |
| M44 | 1.C., C-MOS, Buffer | TC40H245P | AMX-5818 | QQ040245AT |
| M45 | I.C., N-MOS, PPI | M5L8255AP-5 or | MX-5958 | QONO8255AE |
|  |  | $\mu \mathrm{PD} 255 \mathrm{AC-5}$ |  | QQN08255BA |
| M46 | 1.C., TTL, Selector | HD74LS153P or |  | QOT74153EB |
|  |  | M74LS153P or |  | QQT74153AE |
|  |  | MB74LS153P or |  | QQT74153FF |
|  |  | SN74LS153N |  | QQT74153DU |
| M47 | 1.C., TTL, Flip-Flop | HD74LS74AP or |  | QQT07474CB |
|  |  | SN74LS74AN or |  | QQT07474AU |
|  |  | M74LS74AP or |  | QQT07474DE |
|  |  | MB74LS74A |  | QOT07474GF |
| M48 | 1.C., TTL, Flip-Flop | HD74LS74AP or |  | QOT07474CB |
|  |  | SN74LS74AN or |  | QOT07474AU |
|  |  | M74LS74AP or |  | QOT07474DE |
|  |  | MB74LS74A |  | QOT07474GF |
| M49 | 1.C., TTL, Flip-Flop | HD74LS74AP or |  | QQT07474CB |
|  |  | SN74LS74AN or |  | QQT07474AU |
|  |  | M74LS74AP or |  | OQT07474DE |
|  |  | MB74LS74A |  | OQT07474GF |


| Ref. No. |  | cription | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| RESISTOR ARRAYS |  |  |  |  |
| MR1 <br> MR2 <br> MR3 <br> MR4 | Resistor Array, <br> Resistor Array, <br> Resistor Array, <br> Resistor Array, | $\begin{aligned} & 10 \mathrm{~K} \times 6,1 / 8 \mathrm{~W} / \pm 10 \% \\ & 100 \mathrm{~K} \times 6,1 / 8 \mathrm{~W} / \pm 20 \% \\ & 100 \mathrm{~K} \times 8,1 / 8 \mathrm{~W} / \pm 20 \% \\ & 33 \mathrm{~K} \times 8,1 / 8 \mathrm{~W} / \pm 20 \% \end{aligned}$ | $\begin{aligned} & \text { ARX-0384 } \\ & \text { ARX-0385 } \end{aligned}$ | RAB103K06D RAB104M06X RAB104M08X RAB333M08X |
| RESISTORS |  |  |  |  |
| R1 <br> R2 <br> R3 <br> R4 <br> R5 <br> R6 <br> R7 <br> R8 <br> R9 <br> R 10 <br> R11 <br> R12 <br> R13 <br> R14 <br> R15 <br> R16-17 <br> R18 <br> R19 <br> R20 <br> R21 <br> R22 <br> R23 <br> R24 <br> R25 <br> R26 <br> R27 <br> R28 <br> R29 <br> R30 <br> R31 <br> R32 <br> R33 <br> R34 <br> R35 <br> R36 <br> R38 <br> R39 <br> R40 <br> R41 <br> R42 <br> R43 | Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Not used <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon <br> Resistor, Carbon | $10 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ 75 ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ $33 \mathrm{hm} / \mathrm{T} / 4 \mathrm{~W} / \pm 5 \%$ <br> 1.5 K ohm/ $/$ / $4 \mathrm{~W} / \pm 5 \%$ <br> $240 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $470 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $330 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $330 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 10 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 10 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 10 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $470 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 1.2 K ohm/ $/ / 4 \mathrm{~W} / \pm 5 \%$ <br> 4.7 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $330 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 4.7K ohm/ $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 1 K ohm/ $/ 4 \mathrm{~W} / \pm 5 \%$ <br> 1K ohm/1/4W/士5\% <br> 1 K ohm/1/4W/ $\pm 5 \%$ <br> $330 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \mathrm{s} \%$ <br> 1 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 33 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> 1K ohm/ $/ 4 W / \pm 5 \%$ <br> $1 \mathrm{Kohm} / 1 / 4 W / \pm 5 \%$ <br> 33 K ohm/1/4W/ $\pm 5 \%$ <br> 1 K ohm $/ 1 / 4 \mathrm{~W} / \pm 5 \%$ $\qquad$ <br> 1 K ohm/ $/ 4 \mathrm{~W} / \pm 5 \%$ |  | RD25PJ100X RD25PJ750X RD25PJ330X RD25P1152X RD25PJ241X RD25PJ471X RD25PJ331X <br> RD25PJ103X <br> RD25PJ471X <br> RD25PJ122X <br> RD25PJ472X <br> RD25PJ331X <br> RD25PJ472X <br> RD25PJ102X <br> RD25PJ102X <br> RD25PJ102X <br> RD25Pj331X <br> RD25PJ102X <br> RD25PJ333X <br> RD25PJ102X <br> RD25PJ102X <br> RD25PJ333X <br> RD25PJ102X <br> RD25PJ102X |


| Ref. No. | Description | RS Part No. | Mifr's Part No. |
| :---: | :---: | :---: | :---: |
| R44 <br> R45-46 <br> R47 <br> R48 <br> R49 <br> R50 <br> R51 <br> R53 <br> R54 | Resistor, Carbon <br> Not used $1 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> $\quad$ $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $4.7 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $4.7 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $33 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $33 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ |  | RD25PJ102 $X$ RD25PJ102 $X$ RD25PJ102 $X$ RD25PJ472X RD25PJ472X RD25PJ333 RD25PJ333 |
| RF MODULATOR |  |  |  |
| RF1 | RF Modulator (For USA and Canada) <br>  <br>  <br>  <br>  <br>  <br>  <br> (For UK and Belgium) (For Austia) | AX-9440 | ZUV0000203 <br> ZUV0003601 <br> ZUV0000101 |
| TRANSISTOR |  |  |  |
| T1 | Transistor, NPN, 2SC2002, Silicon, NO-Rank |  | QTC2002XCA |
| CRYSTAL |  |  |  |
| X1 | Crystal Oscillator 16.0 MHz | MX-1102 | XBRTA1010X |
| MISCELLANEOUS |  |  |  |
| $\mathrm{ACN}-1$ <br> M17, M40 | Ground Wire with Terminals, for MAIN PCB Socket, for I.C., DICF-24CS | AJ. 7529 | $\begin{aligned} & \text { ACZZ157ULA } \\ & \text { YSC24S001Z } \end{aligned}$ |
|  |  |  |  |

POWER SUPPLY P.C.B. ASSEMBLY

| Ref. No. | Description | RS Part No. | Mrr's Part No. |
| :---: | :---: | :---: | :---: |
| CAPACITOR |  |  |  |
| $\begin{aligned} & \mathrm{C} 101 \\ & \mathrm{C} 102 \\ & \mathrm{C} 103 \\ & \mathrm{C} 104 \\ & \mathrm{C} 105 \\ & \mathrm{C} 106 \\ & \mathrm{C} 107 \\ & \mathrm{C} 108 \\ & \mathrm{C} 109 \\ & \mathrm{C} 110 \\ & \mathrm{C} 111 \end{aligned}$ | Capacitor, Electrolytic $6800 \mu \mathrm{~F} / 35 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Electrolytic $1 \mu \mathrm{~F} / 50 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Ceramic $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ <br> Capacitor, Ceramic $0.01 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ <br> Capacitor, Electrolytic $22 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Electrolytic $1000 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Electrolytic $1000 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Electrolytic $220 \mu \mathrm{~F} / 10 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Ceramic $0.01 \mu \mathrm{~F} / 25 \mathrm{~V} / \pm 10 \%$ <br> Capacitor, Electrolytic $220 \mu \mathrm{~F} / 35 \mathrm{~V} / \pm 20 \%$ <br> Capacitor, Ceramic $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} / \mathrm{H} 80-20 \%$ | CC-688MGAP | CEAF682AOR CEVGO10A3N CBF1E473KY CBF1E103KT CEVD220A3N CEAD102A3N CEAC102A3N CEVC221A3N CBF1E103KT CEAF221A3N CBF1H104ZT |
| CONNECTORS |  |  |  |
| CN101 <br> CN102 <br> CN 103 <br> CN104 <br> CN105 | ```Jack, Junction to Power Transformer Jack, Junction to FDD #0 Jack, Junction to FDD 茾1 Jack, Junction to Main PCB Jack, Junction to LED``` | AJ. 7530 <br> AJ-7531 <br> AJ-7531 <br> AJ-7532 <br> AJ. 7322 | YJF02S039Z <br> YJF04S038Z <br> YJF04S038Z <br> YJF05S017Z <br> YJF02S041Z |
| DIODES |  |  |  |
| $\begin{aligned} & \text { D101 } \\ & \text { D102 } \\ & \text { D103 } \\ & \text { D104 } \\ & \text { D105 } \\ & \text { D106 } \end{aligned}$ |  |  | $\begin{gathered} \text { QDS2V10××K } \\ \Rightarrow \\ \text { QDS2V10××K } \\ \text { QDSS2076 } 4 \mathrm{~B} \\ \text { QDSS2076\#B } \end{gathered}$ |
| FUSE and FUSE HOLDER |  |  |  |
| $\begin{aligned} & \text { F101 } \\ & \text { F101 } \end{aligned}$ | Fuse, 125 V 3 A Fuse Holder 85PN0819 | $\begin{aligned} & \text { AHF- } 1293 \\ & \text { AF- } 1249 \end{aligned}$ | $\begin{aligned} & \text { ZFBP30202U } \\ & \text { YHFOPOOOBZ } \end{aligned}$ |
| COILS |  |  |  |
| $\begin{aligned} & \mathrm{L} 101 \\ & \mathrm{~L} 102 \\ & \mathrm{~L} 103 \end{aligned}$ | Coil, Troidal SK11-3-150 <br> Coil, Troidal PI-14 <br> Coil, Troidal SF-T10-30 | $\begin{aligned} & \text { ACA-8333 } \\ & \text { ACA-8334 } \\ & \text { ACA. } 8335 \end{aligned}$ | LWS151A01B LWS151A02C LWS400301T |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| INTEGRATED CIRCUIT |  |  |  |
| M101 | I.C., Regulator STK7551 | MX-5974 | QQH07551AC |
| RESISTORS |  |  |  |
| R101 <br> R102 <br> R103 <br> R104 <br> R105 <br> R106 <br> R107 <br> R108 <br> R109 <br> R110 <br> Fill1 <br> R112 | Resistor, Carbon $56 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 2 \%$ <br> Resistor, Carbon $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $10 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $51 \mathrm{Kohm} / 1 / 4 \mathrm{~W} / \pm 2 \%$ <br> Resistor, Carbon $33 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 2 \%$ <br> Resistor, Carbon $47 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $47 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $270 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $56 \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{~K} \mathrm{ohm} / 1 / 4 \mathrm{~W} / \pm 5 \%$ <br> Resistor, Metal Oxide $10 \mathrm{ohm} / 1 \mathrm{~W} / \pm 5 \%$ | N-0344CEC | RD25PG560Z RD25PJ102X RD25PJ103X RD25PG5102 RD25PG3302 RD25PJ470X RD25PJ470X RD25P3271X RD25PJ102X RD25PJ560X RD25Pj102X RX1BNJ100B |
| TRANSISTORS |  |  |  |
| $\begin{aligned} & \text { T101 } \\ & \text { T102 } \end{aligned}$ | Transistor, PNP, 2SA1115, Silicon, NO-Rank Transistor, PNP, 2SA1115, Silicon, NO-Rank |  | QTA1115XUE QTA1115XUE |
| POTENTIOMETER |  |  |  |
| VR101 | Potentiometer, 2 K ohm B for +5 V | AP-7385 | RPSNB20205 |
| ZENER DIODE |  |  |  |
| 2D101 | Diode, Silicon, Zener HZ2CLL |  | ODZHZ2CLXB |
| MISCELL ANEOUS |  |  |  |
| $\begin{aligned} & \text { ACN-9 } \\ & 15 \\ & B-9 \\ & B-11 \end{aligned}$ | Connector with Cords and Resistor <br> Heat Sink, for Regulator I.C. <br> Screw, Sems, Machine M3 $\times 16, \mathrm{~S}-\mathrm{ZnCr}$ <br> Screw, Bind Head with Outside Toothed Washer, <br> Machine $\mathrm{M} 3 \times 6, \mathrm{~S}-\mathrm{ZnCr}$ | AHD-2753 <br> AHD. 2754 | ACCNG15GEA MU663AX001 BSPJ3016NZ BSP +3006 NZ |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| CAPACITORS |  |  |  |
| C301 <br> LF301 <br> LF302-309 <br> LF310 <br> LF311 <br> LF312 <br> LF313 <br> LF314 | Capacitor, Tantalum $\quad 22 \mu \mathrm{~F} / 16 \mathrm{~V} / \pm 20 \%$ <br> Noise Suppress Capacitor 270pF <br> Not used <br> Noise Suppress Capacitor 270 pF <br> Not used <br> Noise Suppress Capacitor 270pF <br> Noise Suppress Capacitor 270pF <br> Noise Suppress Capacitor 270 pF | $\begin{aligned} & \text { ACF- } 7367 \\ & \text { ACF- } 7367 \\ & \text { ACF- } 7367 \\ & \text { ACF- } 7367 \\ & \text { ACF- } 7367 \end{aligned}$ | CSKD220MDC CZEC271M01 <br> CZEC271M01 <br> CZEC271M01 <br> CZEC271M01 <br> CZEC271M01 |
| CONNECTORS |  |  |  |
| $\begin{aligned} & \text { CN301 } \\ & \text { CN302 } \end{aligned}$ | Jack, Junction to Por rable Computer Connector With Cords and Ferrite Core | A.J-7533 <br> AW-3182 | YJF 4050090 ACCNG16GEA |
| COIL |  |  |  |
| L301 | Coil, Choke $\quad 22 \mu \mathrm{H} / 55 \mathrm{~mA}$ |  | LF220KE04Y |
| LED P.C.B. ASSEMBLY |  |  |  |
| $\begin{aligned} & \text { CN201 } \\ & \text { D201 } \end{aligned}$ | Connector with Cords, to Power Supply L.E.D., RED, SLP-135B |  | ACCND59GEA QL1SP135BC |
| POWER SUPPLY ASSEMBLY |  |  |  |
| $A C N \cdot 2$ | Cord, AC Power <br> (For USA and Canada) <br> (For UK) <br> (For Belgium) <br> (For Australia) | AW. 3181 | ACAC196ULA ACAC202BSA ACAC203EEA ACAC204ASA |
| ACN. AP | PCB. Assembly Power Supply | AX-9441 | APLXI28BAA |
| NF1 | Noise Filter, ZCBW203-11 | AC-0987 | FJ0060N03D |
| SW1 | Switch, See-Saw, WK2A-44, (For USA and Canada) Power (For UK, Belgium and Australia) | AS-2891 | $\begin{aligned} & \text { SC010203VO } \\ & \text { SC020212AZ } \end{aligned}$ |
| PTi | Transformer, Power (For USA and Canada) <br>  (For UK, Belgium and Australia) | ATA-1053 | $\begin{aligned} & \text { TPF66V002P } \\ & \text { TPG66E004P } \end{aligned}$ |
| FI <br> F1 | Fuse Holder, S-N1301 (For USA and Canada) <br>  (For UK, Belgium and Australia) <br> Fuse, 250V, 1A (For USA and Canada) <br> Fuse, 250V, 315 mA (For UK, Belgium and Australia) | AF-1250 AHF-1294 | YHF1S3009U <br> YHF1S2005Z <br> ZFBQ10207C <br> ZFBO32103S |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { FM1 } \\ & 16 \\ & \text { B-4 } \\ & \text { B-5 } \\ & \text { B-6 } \\ & \text { B-10 } \\ & \text { B-13 } \\ & \text { B-8 } \end{aligned}$ | Fan Motor With Connector and Cords, DC12V, 0.16A, FBP-08A12M <br> Chassis, Power Supply <br> Screw, Sems, Machine, $\quad \mathrm{M} 3 \times 6, \mathrm{~S}-\mathrm{ZnCr}$ <br> Screw, Cup Head, Machine, M3 $\times 6, \mathrm{~S}-\mathrm{ZnCr}$ <br> Screw, Cup Head, Machine, $\mathrm{M} 4 \times 6, \mathrm{~S}-\mathrm{ZnCr}$ <br> Screw, Sems, Machine, <br> $\mathrm{M} 4 \times 30, \mathrm{~S}-\mathrm{ZnCr}$ <br> Spacer, <br> $\mathrm{M} 4 \times 17$ <br> Washer, Inside Toothed, $\quad 4 \mathrm{~mm}, \mathrm{~S}-\mathrm{Zn}$ | AM-4732 <br> AHD-2759 <br> AHD-2756 <br> AHD-2755 <br> AHD-8834 | ZNF0122701 <br> MB877SZ001 BSPN3006NZ BSP43006NZ BSP44006NZ BSPJ4030NZ MM265SZ001 BWU40855SW |


| Ref. No. | Description |  | RS Part No. | Mir's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| AP-1 | P.C.B. Assembly, Main | (For USA and Canada) <br> (For UK and Belgium) <br> (For Australia) | AX-9439 | APLX133AAG <br> APLX133ABG <br> APLX133ACG |
| AP-3 | P.C.B. Assembly, System Bus |  | AX-9442 | APLX134AAG |
| AP-4 | P.C.B. Assembly, LED <br> Power Supply Assembly |  | AX-9443 | APLX135AAG |
| APS-1 |  | (For USA and Canada) |  | AELX11*101 |
|  |  | (For UK) |  | AELX11*102 |
|  |  | (For Belgium) |  | AELX11*103 |
|  |  | (For Australia) |  | AELX11*104 |
| ACN-4 | Cords with Connectors, for FD-0 Power |  | AW-3183 | ACCND55GEA |
| ACN-5 | Cords with Connectors, for FD-1 Power |  | AW-3184 | ACCND94GEA |
| ACN-6 | $\begin{array}{ll}\text { Cords with Connectors, } & \text { (For USA and Canada) } \\ \text { for Main PCB Power } & \text { (For UK, Belgium and Australia) }\end{array}$ |  | AW-3185 | ACCND57GEA ACCNG99GEA |
| ACN-7 | Cords with Connectors, for FD Signals |  | AW-3186 | ACCND58GEA |
| FD-1 | Floppy Disk Assembly, FB-501-ST |  | AXX-5042 | AXFPO04GEA |
| 1 | Front Panel Assembly, Ivory |  | AZ-7100 | AMX11*1001 |
| 1-(1) | Plate, Mode |  | AHC-2395 | MVMX11*102 |
| 1-(2) | Board, Blind, Black |  |  | VB751SB001 |
| 1-(3) | Panel, Front, lvory Plate, Bottom |  |  | VB873SH003 |
| 2 |  |  |  | AMX11*1002 |
| 3 | Foot, Rubber |  | AF-0369 | VM283SB001 |
| 4 | Case, Top, Ivory |  | AZ-7101 | MB887SM008 |
| 5 | Support, Floppy Disk-Right |  |  | ML772S2001 |
| 6 | Support, Floppy Disk-Left |  |  | ML772SZ002 |
| 7 | Panel, Back, Ivory | (For USA and Canada) | AZ-7102 | MS872SM002 |
|  |  | (For UK and Belgium) |  | MS872SM003 |
|  |  | (For Australia) |  | M5872SM004 |
| 8 | Plate, Seriai, Number | (For USA and Canada) |  | MVSX11*102 |
|  |  | (For UK) |  | MVS×11*104 |
|  |  | (For Belgium) |  | MVS $\times 11 * 105$ |
|  |  | (For Australia) |  | MVSX11*106 |
| 9 | Labe1, FCC <br> (USA Version Only) <br> Label, Caution <br> Label, Warning |  |  | KLX11+1001 |
| 10 |  |  |  | \#\#E4388*** |
| 11 |  |  |  | KLX11*1003 |
| 12 | Cable Clamper, for Drive \#1 Signal Cable |  | AHC-2396 | VX662NB001 |
| B.1 | Screw, Bind Head, Machine, M3 $\times 6$, S-Ni <br> Screw, Sems, Machine, M3 $\quad \mathrm{M} 0, \mathrm{~S}-\mathrm{ZnCr}$ |  | AHD-2757 | BSPB3006NN |
| B. 2 |  |  |  | BSPN301ONZ |
| B-3 | Screw, Truss Head, Machine, $\mathrm{M} 4 \times 8$, S-Ni |  | AHD-2758 | BSPT4008NN |
| B-4 | Screw, Sems, Machine, $\quad \mathrm{M} 3 \times 6, \mathrm{~S}-\mathrm{ZnCr}$ |  | AHD-2759 | BSPN3006NZ |
| B-5 |  |  |  | BSP43006NZ |
| B-6 | Screw, Cup Head, Machine, M4 x6, S-ZnCr |  | AHD-2756 | BSP44006NZ |
| B.7 | Screw, Pan Head, Tapping, M3 x 6, 5-ZnCr |  | AHD-2760 | BTPP3006AZ |
| B. 11 | Screw, Bind Head with Outside Toothed Washer, Machine,$\mathrm{M} 3 \times 6, \mathrm{~S}-\mathrm{ZnCr}$ |  | AHD- 2754 | BSP共3006NZ |
| $\mathrm{B}-12$ | Screw, Cup Head, Machine, M3 x $12, \mathrm{~S}-\mathrm{ZnCr}$ <br> Washer, Inside Toothed, $4 \mathrm{~mm}, \mathrm{~S}-\mathrm{Zn}$ |  |  | BSP43012NZ |
| B-8 |  |  | AHD-8834 | BWU40855SW |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| ACCESSORIES |  |  |  |
|  | Cords with Connectors, for System Bus <br> i.C. Socket, for System Bus, NP63 4006 S4 <br> System Diskette, (For USA and Canada) <br> for Model 100 (For UK, Belgium and Australia) <br> Cover, ROM, for Model 100 <br> CRT Cable <br> (For USA and Canada) <br> (For UK, Beigium and Australia) <br> Switch Box <br> (USA and Canada Version Only) | AW-3187 <br> AJ. 7534 | ACCND53GEA YSC40S005Z <br> ZVDM001302 <br> ZVDMO01303 <br> VS667SB005 <br> ACPPO18GEA <br> ACPPO20GEA <br> AXSW012GEA |

## HARDWARE KIT

| Screw, Bind Head, Machine $\mathrm{M} 3 \times 6, \mathrm{~S}-\mathrm{Ni}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Screw, Truss Head, Machine $\mathrm{M} 4 \times 8, \mathrm{~S}-\mathrm{Ni}$ |  |  |  |
| Screw, Sems, Machine | $\mathrm{M} 3 \times 10, \mathrm{~S}-\mathrm{ZnCr}$ |  |  |

## 7/P.C.Board Views and Schematic Diagra

NOTE: Following two drawings are applicable for USA and Canada Versi


Figure 7-1. Main

e 7-1. Main P.C. Board (Top View)


Figure 7-2. Main

in P.C. Board (Bottom View)

NOTE: Following two drawings are appicable for UK, Beigium and Australia Ve


Figure 7-3. Main P.C. Board



Figure 7-4 Ma


Main P.C. Board - Revised (Bottom View)

Power Supply P.C. Board


Figure 7-5. Power Supply P.C. Board (Top View)

## Botton View



Figure 7-6. Power Supply P.C. Board (Bottom View)



MAIN PCS UNIE
(PLX:33CH!X)



## Appendix A/Installation of Additional Disk Drive Unit

Before installing an optional disk drive, check the following two points for that disk drive.

1. Is a resistor array disconnected? If not, remove it from the 14 -pin IC socket on the printed circuit board.
2. Is a terminating socket which determines a drive number inserted into the plug marked "DS1"? If not, remove the socket from the plug and reinsert it correctly.


Figure A-1. Preparation on P.C.B. of FDD
Installation of the additional disk drive is as follows.

1. Remove the optional drive cover from the front panel with a thin blade knife.
2. Remove five screws (A) securing the ivory back cover and lift it away from the unit.
3. Fully insert the additional disk drive into the opening on the front panel and secure it with four $3 \phi \times 6 \mathrm{~mm}$ screws (B) from the bottom of the unit.


Figure A-2. Installation of FDD
4. Connect the power supply cables (ACN-5) to the connector on the disk drive and connect the FD signal cables (FD-1). These cables are already prepared inside the unit.


Figure A-3. Cable Connections

# Appendix B/Connector Pin Assignments 

System Bus Connector Pin Assignments

| Pin No. | Symbol | Description |
| :---: | :---: | :---: |
| 1 | VDD | +5V Power supply from TRS-80 Model 100 |
| 2 | VDD | +5V Power supply from TRS-80 Model 100 |
| 3 | GND | Logic ground |
| 4 | GND | Logic ground |
| 5 | AD1 | Address data signal bit 1 |
| 6 | AD $\phi$ | Address data signal bit $\phi$ |
| 7 | AD3 | Address data signal bit 3 |
| 8 | AD2 | Address data signal bit 2 |
| 9 | AD5 | Address data signal bit 5 |
| 10 | AD4 | Address data signal bit 4 |
| 11 | AD7 | Address data signal bit 7 |
| 12 | AD6 | Address data signal bit 6 |
| 13 | A9 | Address signal bit 9 |
| 14 | A8 | Address signal bit 8 |
| 15 | Al1 | Address signal bit 11 |
| 16 | A10 | Address signal bit 10 |
| 17 | A13 | Address signal bit 73 |
| 18 | A12 | Address signal bit 12 |
| 19 | A15 | Address signal bit 15 |
| 20 | A14 | Address signal bit 14 |
| 21 | GND | Logic ground |
| 22 | GND | Logic ground |
| 23 | WR * | Write enable signal |
| 24 | $\overbrace{\text { RD }}{ }^{*}$ | Read enable signal |
| 25 | S $\phi$ | Status $\phi$ signal |
| 26 | $10 / \bar{M}^{*}$ | 1/O or Memory signal |
| 27 | S1 | Status 1 signal |
| 28 | ALE* | Address latch enable signal |
| 29 | $\overline{Y \phi}$ | 1/O Controller enable signal |
| 30 | CLK | 2.54 MHz 2 Clock signal |
| 31 | RESET* | TRS-80 Model 100 reset signal |
| 32 | (A)* | Memory or 1/O access enable signal |
| 33 | INTA | Interrupt acknowledge signal |
| 34 | INTR | Interrupt request signal |
| 35 | GND | Logic ground |
| 36 | GND | Logic ground |
| 37 | NC | No connection |
| 38 | RAM RST | TRS-80 Model 100 RAM reset signal |
| 39 | NC | No connection |
| 40 | NC | No connection |

Table B-1. System Bus Connector Pin Assignments


Figure B-1. System BUS Connector

## RF Modulator



* Channel 2 and 1 for Australia version.
(for UK/Belgium)


Figure B-2. RF Modulator

# Appendix C/Servicing the Expansion FDD Unit 

## Part 1 Mechanical Section

## 1-1 Installation and Removal of Components

## 1-1-1 P.C. Board



Figure C-1. P.C. Board Removal

## To remove P.C. Board:

(1) Remove the three set screws ( $\bar{C}$ and $\overline{\mathrm{E}}$ ) retaining the P.C. board to the base.
(2) Detach all the connector cables (Head, Step Motor, DD Motor, Zero Track Sensor).

To install the P.C. Board:
(1) Attach the connector cables to the P.C. Board. Make sure that the connector cables are properly routed.
(2) Tighten the three set screws of the P.C. board.
(3) The write protector and index sensor are directly mounted on the P.C. board. The write protector requires no adjustment while it is necessary to adjust the index sensor whenever it is mounted on the P.C. board. The index sensor should be adjusted by referring to page C-7.

## 1-1-2 Clamp Base BK and Clamp Arm K



Figure C-2. Clamp Base BK and Clamp Arm K Removals
(1) Remove the P.C. board by referring to section 1-1-1 (page C-1).
(2) Remove the set screw (A) retaining the clamp lever, and pull out the clamp lever from the shaft.
(3) Remove the four set screws B) retaining clamp base BK.
(4) Pull out the damp lever shaft by removing the Ering and clamp lever spring.
(5) In the above procedure, clamp arm $K$ is separated clamp from base $B K$.
(6) Clamp BK can be removed by separating clamp base BK from the base and pushing down the clamp arm.
(7) Follow the above procedure in reverse for re-assembly.

## 1-1-3 Carrier BK



Figure C-3. Carrier BK Removal
(1) Remove the P.C. board by referring to section 1-1-1 (page C-1).
(2) Remove clamp base $B K$ by referting to section $1-1-2$ (page $C-2$ ).
(3) Remove the two screws connecting the belt supporter to carrier.
(4) Remove the head cable.
(5) Remove the set screws ( C and ) of shaft holders OUT and IN, and remove the shaft holders OUT and IN.
(6) Remove both carrier shafts.
(7) When re-mounting the carrier, the adjustment required (see page C -11) must be performed.
(8) Follow the above procedure in reverse for re-assembly.

## 1-1-4 Pulse Motor BK



Figure C-4. Pulse Motor BK Removal
(1) Remove carrier BK from the base by referring to section 1-1.3 (page C-3).
(2) Remove the screws positioning and retaining pulse motor K .
(3) Remove the set screws II of the belt supporter.
(4) Remove the pulley set screw dit of the pulley, which is retaining the belt.
(5) Follow the above procedure in reverse for re-assembly, after adjusting the steel belt tension. (see page $\mathrm{C}-8$ )

## 1-1-5 Spindle Motor K



Figure C-5. Spindle Motor K Removal
(1) Remove the P.C. board by referring to section 1-1-1 (page C-1).
(2) Remove clamp base BK by referring to section 1-1-2 (page $\mathrm{C}-2$ ).
(3) Remove the three set screws (E) holding the spindle.
(4) Follow the above procedure in reverse for re-assembly.

## 1-1-6 Track Sensor



Figure C-6. Track Sensor Removal
(1) Remove the P.C. board by referring to section 1-1-1 (page C-1).
(2) Remove the positioning set screw (e) of interrupter AK.
(3) Remove the interrupter.
(4) Temporarily tighten the positioning sits serew when mounting the interrupter.
(5) Perform the Track 00 adjustment in Page $\mathrm{C}-13$

## 1-2 Adjustment

## 1-2-1 Index Sensor Adjustment



Figure C-7. Index Sensor Adjustment
(1) The index sensor optically detects the index hole of the disk.
(2) Adjust the index sensor in the following manner.
a. The LED of the index sensor is built in the DD motor $K$, thus, it cannot be adjusted in position.
b. The photo transistor is adjusted by loosening the socket screw $k$.
c. Use an alignment diskette. The alignment diskette usually stores the index burst signal on two tracks, the outer track and inner track.
d. Connect the CHT probe of the oscilloscope to pin 4 of TP-2, and the CH 2 probe to pin 3 or 4 of TP-1.

Connect the GND to pin 2 of TP-1 or pin 5 of TP. 2 .
(CH level: $40 \mathrm{mV} / \mathrm{div}$, d.c., time base: $50 \mu \mathrm{~s} / \mathrm{div}$.)
e. The index burst signal appears as follows:

Outer Track: Within $200 \mu \mathrm{~s} \pm 100 \mu \mathrm{~s}$
Inner Track: Within above $\pm 50 \mu \mathrm{~s}$
f. Move and adjust the transistor in position to meet the above values.

## 1-2-2 Tensioning and Adjustment of Steel Belt

(1) Leave the pulse motor K only by referring to the section on pulse motor BK removal (page C-4).
(2) Wind the steel belt on the pulley as shown in the left figure below, and temporarily fix it with the belt stopper and mounting screw in: Manually turn the pulley until the mounting screw faces downward as shown in the right figure below.
Caution: Be sure to wear gloves when touching the steel belt.


Figure $\mathrm{C}-8$. Winding the Steel Belt
(3) Put the right and left ends of the steel belt between the belt supporter and belt holder plate as shown in the figure below, and temporarily fix them with the mounting screws $T$ ( 2 pcs ).


Figure C-9. Mounting the Belt Supporter
(4) Turn the lever of the jig until it is set horizontal as shown in the figure below. Then place the pulse motor $K$ on the jig, allow the jig pins to be inserted into the right and left holes in the steel belt, and mount the pulse motor $K$ on the jig with the mounting screws (2 pcs).

(5) Turn the lever of the jig until it is set vertical to tension the belt, and tighten the mounting screws (0) (2 pcs).


Figure C-11. Tensioning the Belt
(6) Turn the lever of the jig until it is set horizontal again. Then remove the mounting screws ( 0 pcs), and remove the pulse motor $K$ from the jig.
(7) Tighten the mounting screw . Check that the steel belt gaps and are uniform when the belt supporter is slided horizontally to the right or left.


Figure C-12. Confirmation of the Belt Gaps
(8) Manually turn the pulley until the mounting screw fif faces upward. Temporarily fix the track 00 stopper with the mounting screw (J).

Finally, tighten the nut and spring washer in the original state.


Figure C-13. Fixing the Track 00 Stopper

## 1-2-3 Head/Radial Adjustment (CE Adjustment)



Figure C-14. Waveform of index Pulse
(1) Measure and adjust the reproduced signal waveform of track 16 of an alignment disk.

Set the switches on oscilioscope as follows:
CH Level: $50 \mathrm{mV} / \mathrm{div}$. DC
Time Base: $20 \mathrm{mS} / \mathrm{div}$.
At this time, observe the waveform by moving the carrier from outer side and inner side.
(2) Obtain the waveform shown abave.
(3) Externally trigger the fall of the index signal of pin 4 of TP-2.

The waveform should be stationary.
(4) Connect CHI to pin 3 of TP-1, and CH2 to pin 4 of TP-1, and GND to pin 2 of TP- 1 or pin 5 of TP-2.
(5) A temperature and humidity correction table is provided for the alignment disk in each manufacturer.

Adjust the measured value according to the table.

## Measurement Reference

$$
100 \% \geqq\left(V^{1} / V 2 \text { or } V 2 / V 1\right) \times 100 \% \geqq 85 \%
$$

Adjust to obtain the result of either of the above expressions.

## Adjustment Points

Make adjustments by moving the pulse motor to the right or left.

## 1-2-4 Head Output Check



Figure $\mathrm{C}-15$. Waveform of Head Output

Follow the procedure below to adjust the head output.
(1) Use a disk which is normal and erased enough to detect any fault in the head.
(2) Start the motor.
(3) Write 2F signals on track 00 and track 39 , and reproduce them.

Read the reproduced signal waveforms with the synchroscope.
(4) Obtain the waveform shown above.

Use a synchroscope with two channels and an external trigger function.
(5) Connect the external trigger to pin 4 of TP-2 (5V/div., d.c.), and synchronize on the fall of the signal. Connect other chanmels 1 and 2 to pin 3 of TP-1 and pin 4 of TP- 1 as the ground for each probe.
Set to ADD mode, set either pin 3 or 4 of TP. 1 to INVERT, and set the time base at $20 \mathrm{~ms} / \mathrm{vis}$. Measure the average value of an area of at least 4 milliseconds as shown in Figure C-15.
(6) The adjustment criteria is $650 / 420 \mathrm{mVp}-\mathrm{p}$ with the 2 F signal on track 39.
(7) Modufation: M

$$
M \leqq 10 \% \quad M=\left(\frac{V \max .-V \min .}{V \max .+V \min .}\right) \times 100 \%
$$

## 1-2-5 Motor Speed Check



Figure C -16. Motor Speed Adjustment
(1) Insert the media after the motor ON signal is input.
(2) Adjust VR1 on the DD motor control PC board so that the black stripe of the stroboscope of the DD motor looks stationary under a $50-\mathrm{Hz}$ or $60-\mathrm{Hz}$-fluorescent lamp.
The DD motor used is shown in Figure C-16.

## \$-2-6 Track 00 Adjustment



Figure C-17. Track 00 Adjustment
(1) Make this adjustment after the CE is adjusted.
(2) Point to which Probes are connected:

Connect $\mathrm{CH}-2$ to pin 1 of $\mathrm{TP}-2$, and $\mathrm{CH}-1$ to pin 2 of TP-2.
Pin 4 of TP-1 is connected to GND. The rise of the STEP signal emitted from pin 1 of TP-2 is synchronized.
(3) Set the oscilloscope as following condition:

Mode set to chop
Volts set to $2 \mathrm{~V} / \mathrm{div}$.
Time set to $1 \mathrm{mS} /$ div.
(4) Connect an exerciser to the FDD unit.

Set the exerciser to generate STEP pulses at 6 mS rate to allow the carrier to continuously move between track 0 and track 2. (The timer for ST motor reverse should be 21 mS minimum.)
(5) Loosen the interrupter AK fixing Screw , and position the interrupter until the below waveforms are obtained. After adjustment, tighten the fixing screw E.


Figure $\mathbf{C - 1 8}$. Interrupter Timing Chart

## 1-3 Special Maintenance Tools

The following special tools are used for maintenance.
Name

Oscilloscope
Simulator
DC power supply
Alignment Diskette
Flat-blade Screwdriver
Exerciser

30 MHz
(Example: BRIKON)
$+12 \mathrm{~V},+5 \mathrm{~V}$

## 1-4 Maintenance

## 1-4-1 Procedure for Cleaning the Read/Write Head

Only the floppy disk head cannot be replaced, since it is completely bonded to the carrier.
The had should be cleaned when dust and dirt particles are found.
Note that any other cleaning method than the one described below may cause damage to the head.
(1) Slightly dampen and cotton swab with isopropyl alcohol.
(2) Part the load arm from the head without touching the load button.
(3) Softly wipe the head with the dampened part of the cotton swab.
(4) After the alcohol has fully evaporated, softly polish the head with a clean cotton swab.
(5) Place the load arm on the head. At this time, extreme caution should be exercised to avoid shocks to the head.

## 1-4-2 Caution on Handling Disks

(1) Avoid directly touching the Mylar*.
(2) Avoid storing disks in locations with high temperature or high humidity.
(3) Always ensure that the disk is inserted properly.
(4) Avoid magnetic fields (i.e., AC motors, magnetics, etc.)
(5) Do not bend the disk.

* Mylar is a registered trademark of E.A. Du Pont de Nemours and Company.


## Part 2 Electrical Section

## 2-1 General Description

This circuit uses two independent LSIs: the LSI that controls the signals from the pulse motor, DD motor, and the sensors: and the LSI for the read circuit - thus, realizing an increase in packaging density, compaction of the unit, powersaving and improved reliability.

## 2-2 Block Diagram



Figure $\mathrm{C}-19$. Block Diagram

## 2-3 Electrical Diagram



Figure C-20. Electrical Diagram

## 2-4 Independent LSI Configuration

## 2-4.1 Control LSI and Pin Names

Provided with the same functions as a custom one-chip LSI, this independent LSI is designed considering the hard timing required by the flexible disk drive thereinafter referred to as FDD].
The package is compact and operated from a single +5 V supply. All the pins are TTL-compatible. This LSI mainly controls the logic system.

Pin Configuration


Figure C-21. Pin Configration of Control LSI

## Block Diagram (EC-877)



Figure C-22. Block Diagram of Control LSI

| Pin Number | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 2 | R5 | Erase Gate |
| 5 | R7 | Write Gate Signal Start and End Judgement |
| 7 | R8 | External Motor Rotation |
| 8 | R9 | Write Gate |
| 9 | R10 | Write Gate Edge |
| 10 | K0 | Write Protect |
| 14 | K2 | Direction |
| 16 | K3 | Side One Select |
| 18 | VCC | +5V |
| 20 | EX'tal | Terminals for External Crystal |
| 22 | X'tal | RESET |
| 24 | 00 | Reset |
| 26 | 01 | Pulse Motor Phase A |
| 28 | 02 | Pulse Motor Phase B |
| 29 | 03 | Pulse Motor Phase C |
| 31 | Pulse Motor Phase D |  |
| 32 | 04 | Track Oo External Output |
| 33 | 05 | Ready |
| 36 | 07 | Soft Reset |
| 38 | R0 | Pulse Motor Voltage Select |
| 40 | R1 | Track O0 Position |
| 43 | VSS | GND |
| 44 | R2 | Index |
| 46 | Step |  |
|  |  |  |

Table C-1. Pin Assignments of Control L.SI

## 2-4-2 Read LSI Configuration and Pin Names

This LSI is a monolithic read amplifier that outputs signals recorded on the floppy disk in the form of digital signals. The LS: amplifies signals from the magnetic head and passes them through the filter. Then, it passes them through the differentiator, zero volt comparator and waveform shaper to obtain pulse outputs.

Floppy Disk read processing is performed by one IC. The output can be directly connected to a TTL device.

## Pin Configuration



Figure $\mathrm{C}-23$. Pin Configuration of Read LSI

## Block Diagram



Figure C-24. Block Diagram of Read LSI

## 2-5 Input Signal Lines (CPU to FDD)

## 2-5-1 Drive Select Circuit and Indicator LED on Circuit



Figure C-25. Block Diagram of Drive Select Circuit

The drive select circuit and indicator LED on circuit are configured as shown above.
When one of these four signal lines, drive selects 0 to 3 , is at "low" level, the drive corresponding to the law signal line responds to other input lines and the gates of the output signal lines of the drive open. Which one of the drive selects, 0 to 3 , the drive corresponds to is selected by inserting a shorting pin of SW1. Up to four drives are controllable. When the drive select signal is low, the LED will turn on.

## 2-5-2 Side Select Circuit



This circuit is used to select the head, but actually not used on $26-3806 / 3807$ since the unit uses single side head and side 0 is automatically selected.

## 2-5-3 Head Positioning Circuit



Figure $\mathrm{C}-27$. Head Positioning Circuit

The head positioning circuit is configured as shown above. This circuit is used to move the head using step pulses, after the head stepping direction (inner or outer direction) is determined by the Direction signal. When the Direction signal from the host computer goes low and a step pulse signal is input, the head steps one track in the inner direction. When the Direction signal goes high, the head steps in the outer direction.
R38, R39 and 013 in the circuit are used to drop the power when the stepping motor is on standby. To drive the stepping motor, Q13 is turned on by turning pin 38 of 1 C 6 to "high" level and a voltage of 12 V is applied to the stepping motor. To leave the motor on standby, Q13 is turned off and about 5 V is applied to the stepping motor through D8 to hold the motor.

The timing chart for the Direction signal and Step signal is shown below.


Figure C-28. Timing Chart for the Direction and Step Signal

In writing or reading data, it is necessary to wait for seek + settling time after the final step signal to stabilize the head.

## 2-5-4 WRITE GATE Signal

When the WRITE GATE input signal line of this circuit is low, the write circuit is made operable. However, writing will not occur, when the WRITE PROTECT output signal line is low (in a write disable state) or the corresponding FDD is not selected by the DRIVE SELECT signal line. When this input signal line is high, the FDD is in the read mode.

## 2-5-5 WRITE DATA Signal

This input signal line is used to transfer data to be written on the disk. When the FM- or MFM-modulated signal turns from "high" to "low" level, reverse current flows through the head to generate magnetic flux changes in it to write data on the disk. This input signal line is valid only when the WRITE GATE and DRIVE SELECT input signal lines are low and the WRITE PROTECT output signal line is high.

## 2-5-6 Write Circuit and Erase Circuit



Figure C-29. Write Circuit and Erase Circuit

The block diagram for the write circuit and erase circuit is shown above.

## 1. Write Circuit

The write data modulated in the FM or MFM system is divided by the data latch (flip-flop) to become a WRITE DATA pulse, The write amplifier output signal becomes a rectangular signal that is inverted by this WRITE DATA pulse.
In other words, the write amplifier inverts the polarity of the head current through this signal to cause the magnetic flux synchronized with the WRITE DATA pulse to be generated in the gap of the read/write head and the media is saturationmagnetized and recorded.
The write power gate opens only when the WRITE PROTECT output signal line is high and the WRITE GATE and DRIVE SELECT input signal lines are low, enabling writing and erasing.
The timing chart for the write circuit is shown below.


Figure C-30. Timing Chart for Write Circuit

## 2. Erase Circuit

The timing chart for the erase circuit is shown below.


Figure C-31. Timing Chart for Erase Circuit

The tunnel erase system is adopted for this FDD. It consists of a broad-width read/write head followed by a tunnel erase head designed to allow the inner dimension to have the recording information track width. The information once recorded through the read/write head is trimmed at both edges by the tunnel erase head to be shaped to the desired track width. By doing this, even if track divergence occurs, it will not interfere with the adjacent track because the signals for the information track width are efficiently secured by the broad-width read/write head, thus securing the $\mathrm{S} / \mathrm{N}$ ratio and improving the track density.


Figure C-32. Data Recording Procedure

For this reason, the erase amplifier output signal rises $t 1$ milliseconds (minimum time required for the location written on the disk by the read/write head to reach the erase head) after the WRITE gate signal turns from "high" to "low" level, causing current to flow through the erase head to perform DC erasing. Then, the erase amplifier output signal falls t2 seconds \{maximum value of time difference of above t1\} after the completion of writing on the media (when the WRITE GATE signal rises), thereby completing the $D C$ erasing. $t 1$ and $t 2$ seconds are previously-determined by the delay circuit.

## 2-5-7 MOTOR ON Signal



Figure C-33. Motor ON Circuit

A spindle motor drive signal appears on this input signal line.
When the input signal is low, the spindle motor turns. Conversely, when the signal is high, the motor stops.
This signal line responds regardless of the DRIVE SELECT signal. The startup time for the spindle motor requires 0.5 seconds.

## 2-6 Output Signal Lines (FDD to CPU)

## 2-6-1 Index Circuit



Figure C-34. Index Circuit

The index circuit is configured as shown above.
When the index sensor detects the index hole in the disk, this output signal line goes low indicating the beginning of a track. The waveform of TP2-4 pin, while the media is turning, is shown below.


Figure C-35. Waveform of TP2-4Pin

## 2-6-2 Track 00 Detection Circuit



Figure C-36. Track 00 Detection Circuit

The track 00 detection circuit is configured as shown in Figure C-36.
This circuit detects track 00 , the outermost track of the disk, through the track 00 sensor, and sends a Track 00 signal to the host computer.
With the stepping motor turning to move the head toward Track 00 (outer side of the disk), the light of the track 00 sensor LED is cut off when the head comes near Track 00, causing the photo-transistor to turn off and pin 40 of IC6 to go low. When the stepping motor reaches phase AD within the range of Track 00, IC6 outputs a "low" level on pin 32 and the external output pin goes low.
07 of IC6 is a Soft Reset pin, and is independent of this circuit. The soft Reset fine goes low upon initially resetting the IC6 after power is turned on.

The waveform on test pin TP2-2 pin is shown below.


Figure C-37. Waveform on TP2-2 Pin


Figure C-38. Write Protect Circuit

This circuit is provided to prevent erroneous erasing of protected data recorded on the disk. The "low" level signal is output when the write enable notch of the disk, inserted into the FDD, is covered with a label, thus disabling writing to the disk. Conversely, when the "high" signal is output, the write enable state is assumed.

## 2-6-4 Read Amplifier Circuit



Figure C-39. Read Amplifier Circuit

The block diagram for the read amplifier is shown above.
This circuit picks up data recorded on the media through the magnetic head, and outputs read data close to the recorded signals by amplifying, although it slightly deviates time-wise, identifying, and pulse-shaping the data.
The timing chart for the read amplifier circuit is shown in Figure C-39.




## Part 4 Troubleshooting

## 4-1 Processing Softerrors

## 4-1-1 General

The following soft errors are often mistaken for errors caused by troubles or misadjustments of the disk drive.

- Errors caused by improper operational procedure, incorrect programming or damaged disk.
- Software error caused by dust in the air, random electric interference or other external cause.

Unless a defective assembly point or damage point is clearly found in visual inspection, check to see whether the error repeats with the current diskette and also whether the same error is caused with other diskettes.

## 4-1-2 Detection and Correction and Read Error

Read errors are usually caused by the following conditions:
(1) Dust between the read/write head and disk; usually dirt resulting from dust is eliminated by the self-cleaning wiper in the diskette.
(2) Fine track divergence which is not detected during writing.
(3) Wear of damaged load pad or wear of disk caused by the head.
(4) Improper grounding of the power supply of the disk drive in the host computer.
(5) Improper motor speed.

To correct soft errors (1) to (5) above, follow the steps below.
(1) Re-read the error-occurred track about 10 times.
(2) If the data is not restored in step 1, allow the head to move to track 00 and make sure that the head is at track 00.
(3) Move the head to the error-occurred track.
(4) Repeat step (1).
(5) Errors which cannot be corrected by repeating the above steps are unrecoverable errors.

## 4-1-3 Write Error

An error which has occurred during writing is detected during a subsequent reading of the data written.
(1) To eliminate the error, write and read again.
(2) If the error still occurs after the above procedure is repeated a few times, perform reading using another track to determine whether the disk or drive is malfunctioning.
(3) If the error persists, change the disk and perform the above procedure. If the error still persists, the drive is defective.

## 4-1-4 Seek Error

Possible Cause.
(1) The pulse motor or pulse motor drive circuit is defective.
(2) The carriage is defective.

There are two procedures to correct seek erfors.
(1) Readjust the belt tension . . . . Refer to page C-8.
(2) Readjust track $00 \ldots$. Refer to page C -13.

## 4-1-5 Interchange Error

Sometimes data written by a disk drive cannot be read by another drive. This phenomenon is called "interchange error". The points to be checked are:
(1) Head alignment is defective . . . . Refer to Head/Radial Adjustment on page C-11.
(2) Head output is not enough . . . . . Refer to Head Output Adjustment on page C-11.
(3) The motor speed is incorrect . . . . . Refer to Motor Speed Adjustment on page C-12.
(4) Check the center hole of the disk.

If the center hole of the disk is damaged, check the clamp mechanism.

## 4-2 Floppy Disk Drive for Repair

4-2-1 Have the user send you the defective floppy disk drive together with the diskette which was used when the user found it defective.
Without this diskette, you may fail to locate the trouble.

4-2-2 Be sure to get information from the user about the operating conditions at the time the user found the floppy disk drive defective. This will help in troubleshooting later.
(1) If the Active lamp will not light and the unit does not operate at all, check the DC Power Supply.
(2) If the Active lamp lights but an operating sound is not heard inside the unit, proceed to Media Rotation check.
(3) If stepper motor turns without causing carriage movement, proceed to Tracking Mechanism.
(4) If the drive executes continuously but fails to read and write, proceed Write Circuit Check and Read Circuit malfunction.


Figure C-42. Test System Hook-up

## 4-3 Troubleshooting Procedures




## 4-3-1 Media Rotation Check



## 4-3-2 Tracking Mechanism (Track 00 signal won't be generated)





## 4-3-3 Write Circuit Check




## 4-3-4 Read Circuit Malfunction




Figure C-43. Exploded View of Main Unit


Figure C-44. Exploded View of Clamp Base BK and Carrier A BK

PULSE MOTOR BK


Figure C-45. Exploded View of Pulse Motor BK.


Figure C-46. P.C. Board
P.C.B. ASSEMBLY

| Ref. No. |  | tion | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| CAPACITORS |  |  |  |  |
| Cl | Capacitor, Ceramic | $510 \mathrm{pF} / 50 \mathrm{~V} / \pm 5 \%$ |  | EBJT0-11400 |
| C 2 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EB.JT0-05200 |
| C3 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-05200 |
| C4 | Capacitor, Ceramic | $510 \mathrm{pF} / 50 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-11400 |
| C5 | Capacitor, Ceramic | $2200 \mathrm{pF} / 50 \mathrm{~V} / \pm 10 \%$ |  | EBJTO-07200 |
| C6 | Capacitor, Ceramic | 0. $1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBIIT0-05200 |
| C7 | Not used |  |  |  |
| C8 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJT0-05200 |
| C9 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} /+80-20 \%$ |  | EBITO-00900 |
| C10 | Capacitor, Ceramic | $100 \mathrm{pF} / 50 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-07500 |
| C 11 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} /+80-20 \%$ |  | EBITO-00900 |
| C 12 | Capacitor, Ceramic | 560pF/50V/ $45 \%$ |  | EBJTO-11500 |
| C13 | Capacitor, Ceramic | $300 \mathrm{pF} / 50 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-13900 |
| C14 | Capacitor, Electrolytic | 10 $\mu \mathrm{F} / 16 \mathrm{~V} /+75-10 \%$ |  | EBBOO-53800 |
| C15 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-05200 |
| C16 | Capacitor, Electrolytic | $10 \mu \mathrm{~F} / 16 \mathrm{~V} /+75-10 \%$ |  | E8B00-53800 |
| C17 | Capacitor, Electrolytic | $47 \mu \mathrm{~F} / 16 \mathrm{~V} /+75-10 \%$ |  | EBB00-34800 |
| C18. XL | Cerarock \& Capacitor | KMFC1001S |  | EKH00-04600 |
| C19 | Capacitor, Ceramic | 1000pF/50V/土10\% |  | EBJT0-07100 |
| C20 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EB.JT0-05200 |
| C21 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-05200 |
| C 22 | Not used |  |  |  |
| C23 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-05200 |
| C24 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} /+80-20 \%$ |  | EBITO-00900 |
| C25 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} /+80-20 \%$ |  | EBITO-00900 |
| C26 | Capacitor, Electrolytic | $47 \mu \mathrm{~F} / 16 \mathrm{~V} /+75-10 \%$ |  | EBE00-34800 |
| C 27 | Capacitor, Ceramic | $0.1 \mu \mathrm{~F} / 12 \mathrm{~V} / \pm 5 \%$ |  | EBJTO-05200 |
| C28 | Capacitor, Electrolytic | 100 $\mathrm{F} / 6.3 \mathrm{~V} /+75-10 \%$ |  | EBB00.34900 |
| C 101 | Not Used |  |  |  |
| CONNECTORS |  |  |  |  |
| CN1B | Jack, Junction to R/W Head Jack, Junction to Power Supply Jack, Junction to Pulse Motor Jack, Junction to Interface Jack, Junction to Drive Motor Not used Sensor, Index Jack, Junction to Drive Motor |  |  | EEB00-54500 |
| CN2 |  |  |  | EEB00-61100 |
| CN3 |  |  |  | EEB00.52000 |
| CN4 |  |  |  |  |
| CN5 |  |  |  | EEB00-50500 |
| CN6 |  |  |  |  |
| CN7 |  |  |  | CFA.45-60301 |
| CN8 |  |  |  | EEB00-51900 |


| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| DIODES |  |  |  |  |
| $\begin{aligned} & \text { D2 } \\ & \text { D3 } \\ & \text { D5 } \\ & \text { D6 } \\ & \text { D8 } \end{aligned}$ | Diode, Silicon <br> Diode, Silicon <br> Diode, Silicon <br> Not used <br> Diode, Silicon | $\begin{aligned} & \text { 1SS133 } \\ & \text { 1SS133 } \\ & \text { 1SS133 } \\ & \\ & \text { 1SR35-200A } \end{aligned}$ |  | EACTO-09400 EACTO-09400 EACT0-09400 <br> EACTO-09200 |
| ZENER DIODES |  |  |  |  |
| $\begin{aligned} & \text { D1 } \\ & \text { D4 } \\ & \text { D7 } \end{aligned}$ | Diode, Silicon, Zener Diode, Silicon, Zener Diode, Silicon, Zener | RD2.7EB <br> MTZ5.1B <br> MTZ5.1B |  | EADTO-08900 EADTO-19900 EADT0-19900 |
| DIODE ARRAYS |  |  |  |  |
| $\begin{aligned} & \text { DA1 } \\ & \text { DA2 } \\ & \text { DA3 } \\ & \text { DA4 } \\ & \text { DA5 } \end{aligned}$ | Not used <br> Not used <br> Diode Array <br> Diode Array <br> Diode Array | DAN201 <br> DAN201 <br> DAP201 |  | EAC00-09300 <br> EAC00-09300 <br> EAC00.09900 |
| INTEGRATED CIRCUITS |  |  |  |  |
| 1 C 1 | I.C., Disk Read Amplifier | HA16631P |  | EAS00-12700 |
| IC2 | I.C., TTL, NAND Gate | $\begin{aligned} & \text { SN75452 or } \\ & \text { HD75452 } \end{aligned}$ |  | EAO00-05000 <br> EAQ00-05000 |
| IC3 | I.C., TTL, Flip-Flop | SN74LS74A or HD74LS74A |  | $\begin{aligned} & \text { EAQOO-12700 } \\ & \text { EAQ00-12700 } \end{aligned}$ |
| IC4 | I.C., TTL, Inverter | $\begin{aligned} & \text { SN7406 or } \\ & \text { HD7406 } \end{aligned}$ |  | $\begin{aligned} & \text { EAQOO-07500 } \\ & \text { EAQ00-07500 } \end{aligned}$ |
| IC5 | I.C., TTL, Flip-Flop | SN74LS74A or HD74LS74A |  | $\begin{aligned} & \text { EAQ00-12700 } \\ & \text { EAQOO-12700 } \end{aligned}$ |
| IC6 | I.C., FDC | EC-877 |  | EA006-40700 |
| 167 | I.C., TTL. EX-OR Gate | SN74LS86 or HD74LS86 |  | $\begin{aligned} & \text { EAQOO-15900 } \\ & \text { EAQ00-15900 } \end{aligned}$ |
| $\begin{aligned} & \text { IC8 } \\ & \text { IC } \end{aligned}$ | Not used <br> Not used |  |  |  |
| iC10 | I.C., TTL, Schmitte-Trigger | $\begin{aligned} & \text { SN74LS14 or } \\ & \text { HD74LS14 } \end{aligned}$ |  | $\begin{aligned} & \text { EAQ00-17200 } \\ & \text { EAQOO-17200 } \end{aligned}$ |
| $\begin{aligned} & \mathrm{IC} 11 \\ & \mathrm{C} 12 \end{aligned}$ | I.C., TTL, NAND Gate <br> I.C., Transistor Array | SN7438 or <br> HD7438 <br> $\mu$ PA2003 |  | EAOOO-10000 <br> EAOOO-10000 <br> EAS00-03000 |


| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| 1013 IC14 | I.C., TTL, NAND Gate <br> 1.C., TTL, NOR Gate | SN7438 or <br> HD7438 <br> SN74LS02 or <br> HD74LSO2 |  | $\begin{aligned} & \text { EAOOD-10000 } \\ & \text { EAOOO-10000 } \\ & \text { EAOOO-15800 } \\ & \text { EAOOO-15800 } \end{aligned}$ |
| colls |  |  |  |  |
| $\begin{aligned} & \mathrm{L} 1 \\ & \mathrm{~L} 2 \\ & \mathrm{~L} 3 \\ & \mathrm{~L} 4 \end{aligned}$ | Coil, Choke <br> Coll, Choke <br> Coil, Choke <br> Coil, Choke | $\begin{aligned} & 330 \mu \mathrm{H} / 500 \mathrm{~mA} \\ & 330 \mu \mathrm{H} / 500 \mathrm{~mA} \\ & 100 \mu \mathrm{H} / 500 \mathrm{~mA} \\ & 470 \mu \mathrm{H} / 500 \mathrm{~mA} \end{aligned}$ |  | EDDT0-06800 <br> EDDT0-06800 <br> EDDT0-06900 <br> EDDTO-06700 |
| LEDS |  |  |  |  |
| $\begin{aligned} & \text { LED A } \\ & \text { LED B } \end{aligned}$ | Photo Diode Photo Diode |  |  | EAH00-06200 EAHOO-06200 |
| RESISTORS |  |  |  |  |
| R | Resistor, Carbon | 220 ohm/1/4W $\pm 5 \%$ |  | ECC1GT221JB |
| R2 | Resistor, Carbon | 39 K ohm $/ 1 / 4 \mathrm{~W} \pm 5 \%$ |  | ECCIGT393JB |
| R3 | Resistor, Carbon | $560 \mathrm{ohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ |  | ECC1GT561JB |
| R4 | Resistor, Carbon | 100 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT104JB |
| R5 | Resistor, Carbon | 100 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT104JB |
| R6 | Resistor, Carbon | 820 ohm/1/4W $\pm 5 \%$ |  | ECC1GT821JB |
| R7 | Resistor, Carbon | 270 ohm/1/4W $\pm 5 \%$ |  | ECC1GT271JB |
| R8 | Resistor, Carbon | 270 ohm/1/4W $55 \%$ |  | ECC1GT271JB |
| R9 | Resistor, Carbon | $220 \mathrm{ohm} / \mathrm{/} / 4 \mathrm{~W} \pm 5 \%$ |  | ECC1GT221JB |
| R10 | Resistor, Carbon | 10K ohm/1/4W $\pm 5 \%$ |  | ECC1GT103JB |
| R11 | Resistor, Carbon | 47 K ohm $/ 1 / 4 \mathrm{~W} \pm 5 \%$ |  | ECC1GT473JB |
| R12 | Resistor, Carbon | 560 ohm/1/4W $\pm 5 \%$ |  | ECC1GT561JB |
| R13 | Resistor, Carbon | 470 ohm/1/4W $\pm 5 \%$ |  | ECC1GT471JB |
| R14 | Resistor, Carbon | 10 K ohm/ $1 / 4 \mathrm{~W} \pm 5 \%$ |  | ECC1GT103JB |
| F15 | Resistor, Carbon | 5.6K ohm/1/4W $\pm 5 \%$ |  | ECC1GT562JB |
| R16 | Resistor, Carbon | 5.6 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT562JB |
| R17 | Resistor, Carbon | 2.2 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT222JB |
| R18 | Resistor, Carbon | 2.2 K ohm/1/4W $\pm 5 \%$ |  | ECCIGT222JB |
| R19 | Not used |  |  |  |
| R20 | Resistor, Carbon | 10 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT103JB |
| R21 | Resistor, Metal Oxide Film | 47 ohm/ $/$ / $2 \mathrm{~W} \pm 5 \%$ |  | CFE61-05501 |
| R22 | Resistor, Carbon | 10 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT103JB |
| R23 | Resistor, Carbon | $820 \mathrm{ohm} / 1 / 4 \mathrm{~W}+5 \%$ |  | ECC1GT821JB |
| R24 | Resistor, Metal Oxide Film | $110 \mathrm{ohm} / 1 \mathrm{~W} \pm 5 \%$ |  | CFE61-05301 |
| R25 | Not used |  |  |  |
| R26 | Resistor, Carbon | 47 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT4731B |
| R27 | Resistor, Carbon | 2.4 K ohm/1/4W $\pm 5 \%$ |  | ECC1GT242JB |
| R28 | Resistor, Cafbon | 39 K ohm/7/4W $\pm 5 \%$ |  | ECC1GT393JB |
| R29 | Resistor Carbon | $470 \mathrm{ohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ |  | ECC1GT471JB |
| R30 | Not used |  |  |  |
| R31 | Not used |  |  |  |
| R32 | Not used |  |  |  |
| R33 | Not used |  |  |  |


| Ref. No. | Description | RS Part No. | Metr's Part No. |
| :---: | :---: | :---: | :---: |
| R34 <br> R35 <br> R36 <br> R37 <br> R38 <br> R39 <br> R101 | Resistor, Carbon 10 K ohm $/ 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Resistor, Carbon $180 \mathrm{ohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Resistor, Carbon $10 \mathrm{Kohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Resistor, Carbon $1 \mathrm{Kohm} / 1 / 4 \mathrm{~W} \pm 5 \%$ <br> Not Used  |  | $\begin{aligned} & \text { ECC1GT103JB } \\ & \text { ECC1GT102JB } \\ & \text { ECC1GT181JB } \\ & \text { ECC1GT102JB } \\ & \text { ECC1GT103JB } \\ & \text { ECC1GT102JB } \end{aligned}$ |
| RESISTOR ARRAYS |  |  |  |
| RA1 <br> RA2 <br> RA3 <br> RA4 <br> RA5 <br> RA6 <br> RA7 <br> RA8 <br> RA9 <br> RA10 | Resistor Array $2 \mathrm{~K} \times 2,22 \mathrm{~K} \times 21 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $3 \mathrm{~K} \times 2,10 \mathrm{~K} \times 21 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $2.2 \mathrm{~K}, 10 \mathrm{~K}, 150,2701 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $330 \times 2,2 \mathrm{~K} \times 21 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $10 \mathrm{~K} \times 41 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $470 \times 2,1 \mathrm{~K} \times 21 / 8 \mathrm{~W} \pm 5 \%$ <br> Resistor Array $4.7 \mathrm{~K} \times 41 / 8 \mathrm{~W} \pm 5 \%$ <br>   <br> Resistor Array $4.7 \mathrm{~K} \times 61 / 8 \mathrm{~W} \pm 5 \%$ |  | ECMOO-18300 ECMOO-18100 ECMOO-17900 ECMOO-18200 ECMOO-18000 ECMOO-18400 ECMOO-00300 ECMOO-09800 |
| TRANSISTORS |  |  |  |
| 01 <br> Q2 <br> Q3 <br> Q4 <br> Q5 <br> Q6 <br> Q7 <br> Q8 <br> Q9 <br> 010 <br> 011 <br> 012 <br> 013 | Transistor, NPN, 2SC2021, Silicon, NO-Rank <br> Transistor, NPN, 2SC2021, Silicon, NO-Rank <br> Transistor, PNP, 2SA937, Silicon, NO-Rank <br> Transistor, PNP, 2SA937, Silicon, NO-Rank <br> Not used <br> Transistor, NPN, DTC114, Silicon, NO-Rank <br> Transistor, PNP, 2SA937, Silicon, NO-Rank <br> Transistor, NPN, 2SC2021, Silicon, NO-Rank <br> Not used <br> Transistor, PNP, 2SA881, Silicon, NO-Rank |  | $\begin{aligned} & \text { EAAOO-18900 } \\ & \text { EAAOO-18900 } \\ & \text { EABO0-10300 } \\ & \text { EABOO-10300 } \\ & \text { EAAOO-18800 } \\ & \text { EABOO-10300 } \\ & \text { EAAOO-18900 } \\ & \text { EAB00-10700 } \end{aligned}$ |
| POTENTIOMETER |  |  |  |
| VR1 | Variable Registor |  | ECA00.14200 |
| MISCELLANEOUS |  |  |  |
| DSI <br> RA11 <br> SW1 <br> SW2 <br> TP1 <br> TP2 | Short Pin, Female DIC-S252 <br> Socket, IC DILP14P-8J <br> Short Pin Plug FFC-(10) BMEP2 <br> Not Used  <br> Connector, 4 Pin Male W-P5004 01 <br> Connector, 5Pin Mate W-P5005 \# \# 1 |  | EEF00-20900 EED00-05600 EEF00-20800 EEB00-51200 EEBOO-51300 |

MECHANICAL AND ASSEMBLY PARTS

| Ref. No. | Description |  | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: | :---: |
| M1 | Clamp Base BK Assembly |  |  | CFABK-60101 |
| M16 | Clamp, BK |  |  | CFABK-60601 |
| M17 | Base, Clamp K |  |  | CFAAK-60101 |
| M18 | Arm, Clamp K |  |  | CFAAK-60201 |
| M19 | Shaft, Clamp Lever |  |  | CFA10-60301 |
| M20 | Spring, Clamp Lever |  |  | CFA30-60301 |
| M21 | Cam, Clamp |  |  | CFA35-60501 |
| E1 | E-Ring M3 |  |  | SRE030000E0 |
| M2 | Carrier A Assembly |  |  | CFABK-60205 |
| M22 | Carrier A-K |  |  | CFAAK-60405 |
| M23 | Pad K |  |  | CFAAK-02101 |
| M24 | Shaft, Load Arm |  |  | CFA10-00201 |
| M25 | Spring, Load Arm |  |  | CFA30-00201 |
| M26 | Arm III, Load |  |  | CFA35-02801 |
| M3 | Pulse Motor BK Assembly |  |  | CFABK-60403 |
| M27 | Motor K, Pulse |  |  | CFAAK-60703 |
| M28 | Frame 2, Motor |  |  | CFA20-62901 |
| M29 | Stopper, TROO |  |  | CFA20-63601 |
| M30 | Supporter, Belt |  |  | CFA20-61001 |
| M31 | Belt, Stee |  |  | CFA45-60701 |
| N32 | Plate, Belt Fastening |  |  | CFA20-60501 |
| SMW2 | Bolt, M2.6×4 |  |  | CFA45-61001 |
| M36 |  |  |  | CFA20-63301 |
| M33 | Clamp, Cable |  |  | CFA20-63401 |
| SM3 | Screw, Pan Head, Sems M2.6 |  |  | CFA45-62301 |
| N1 | Nut, Hexagonal M3 |  |  | SNC030018A2 |
| SPW1 | Washer <br> Cover, Front, Black |  |  | SWA028050A2 |
| M4 |  |  |  | CFAAK-60801 |
| M5 | DD Motor K Assembly |  |  | CFAAK-60301 |
| M6 | Interrupter AK Assembly |  |  | CFAAK-61201 |
| M7 | P.C.B. Assembly |  |  | CFEAK-06110 |
| M8 | Shaft, Carrier |  |  | CFA10-61201 |
| M9 | Support, Shaft, Inside |  |  | CFA20-60601 |
| M10 | Support, Shaft, Outside |  |  | CFA20-60701 |
| M11 | Lever, Clamp |  |  | CFA35-60601 |
| M12 | Insulator |  |  | CFA45-60901 |
| S1 | Screw, Bind Head, Machine, M3 $\times 6$ |  |  | CFA45-61401 |
| S2 | Screw with Washer M3 $\times 6$ |  |  | SST230060A2 |
| S3 | Screw, Bind Head, Machine, M3 $\times 8$ |  |  | CFA45-61402 |
| S4 |  |  |  | SST230080A2 |
| S5 | Screw, Dish Head M $\mathrm{M} \times 8$ |  |  | SSS230080A2 |
| SM1 | Screw, Pan Head, Sems M2.6 $\times 6$ |  |  | SSW226060A1 |
| SM2 | Screw, Pan Head, Sems$\text { M2. } 6 \times 8$ |  |  | SSW226080A2 |
| SMW1 | Screw, Pan Head, Double Sems M4×10 |  |  | SSX240100A2 |
| M15 | Guide, Cable K |  |  | CFA35-61401 |
| M34 | Terminal |  |  | EEH00-05600 |

## Part 6 Special Maintenance Tools

1. Belt Tensioning Jig
(CFABK-60801)

- Refer to Mechanical Explanation on Page C-8.


Figure C-47. Special Maintenance Tool

RADIO SHACK, A DIVISION OF TANDY CORPORATION
U.S.A.: FORT WORTH, TEXAS 76102 CANADA: BARRIE, ONTARIO L4M 4W5

TANDY CORPORATION

| AUSTRALIA | BELGIUM | U. K. |
| :---: | :---: | :---: |
| 91 KURRAJONG AVENUE MOUNT DRUITT, N.S.W. 2770 | PARE INDUSTRIEL DE NANINNE 5140 NANINNE | BILSTON ROAD WEDNESBURY WEST MIDLANDS WS10 7JN |

